From patchwork Sun Apr 21 01:04:37 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Charlie Jenkins X-Patchwork-Id: 13637252 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 36468C4345F for ; Sun, 21 Apr 2024 01:05:52 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:In-Reply-To:References:Message-Id :MIME-Version:Subject:Date:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=sYInzqHy24D1gdKfpvhAD9iyMMRXELo6kjkxvqTbv1c=; b=gia0UXiKB97GhT pqOEH+c2QDGqSNYE1+EiR7ZlR4WCRbu7sLFVvSzLvsn4dClLPQksxwsbJfKqekeA87xPsUD1JTr8G XpDgmoQZZNOLCMUpSaJ0EGjw7WjJ9G+dHV/N3bTX32ieZxNZVXzdwS7gSTPOHmiRvkHHAjmCaBjLk N0rIym8fA2HxMlhxqxfv9yxTcMYhGjzUI+r94usIujyoop5+8c1fY5bSD41i7ONGNBNp0IzAGf+7N toMDDrP7KqHG8PSLAMeXW3W+a2+6IPQMv0ZQ3W4kv7RVb+XY5FvH9GXVGNy5CB4Ls4QjmyX9xCK6v /Lr3MzI2J/4kREEhRfCQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1ryLeJ-00000009WPO-0ewT; Sun, 21 Apr 2024 01:05:43 +0000 Received: from mail-pf1-x42a.google.com ([2607:f8b0:4864:20::42a]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1ryLdY-00000009Vnr-3HKQ for linux-arm-kernel@lists.infradead.org; Sun, 21 Apr 2024 01:04:59 +0000 Received: by mail-pf1-x42a.google.com with SMTP id d2e1a72fcca58-6edc61d0ff6so3301369b3a.2 for ; Sat, 20 Apr 2024 18:04:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1713661495; x=1714266295; darn=lists.infradead.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Xb9tww82u8GPwb/D9ZGp2c9YRfA1MZ53TtnEydxWwQE=; b=oEvx/UJtI7fR2LLP9H3o2lTPQSVcg150LmFR5CKY0SCk2AluQGPWdQVfYbztgbPv+F +s2GPL4Zbj75bB0fKmw6bFH13wEEADacR0Gv2PcQ68t2k6Fy0wQrbyEkgr2bLhnPLSaC e9B09L80L5CqgZKQIjdULFIgKTDiXWeG5MommMVUdZpQpshveP0g4EOfpAv73qeR9NCs KIvWbKKqAga/qOVaPvkeVP9CMqGo9Q8O4LbDzRzDTaySffYKhLT7npdbsDGA/h417iH9 lbldqBLZoNLuwivE6pQJavE+ELdKrAd+yixuvoapDLy4dAVFaoRLXjoMC7tLBCVzuVsh Fptw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1713661495; x=1714266295; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Xb9tww82u8GPwb/D9ZGp2c9YRfA1MZ53TtnEydxWwQE=; b=N4T5ptb3vJH2Yi0xrsFb0+N0S+U0PWvoqLcxyei/Lc2NzA6mu01F7lr2DpIBraGl8F 2vHGpmN5Wm78QedCqcFpRd7Vqllneob5YNU+mIRHoDsIH5BVb6+HBPB6B4kiUUFMAOVL PSbeTlN2ON6sBprL9kqQUmi+F4LnpDWy3drIPRAn+a9FUB0g8MLaVHk7ZbHis5vimzPl Ab0eBDU2HphH3oo7TLhulrH9NnCBSu82kxiJ0wq60vG7BpQlCnbdSoKtT5Rn7qXtT++e Y1kg8f4yr/QQaYXem62Jcn5+LWikijjQXZwAlbRU9U6VoOerQ+afX7q+AGvhmxJ74QYM E+gQ== X-Forwarded-Encrypted: i=1; AJvYcCWvw1qEr/HYP20hdgOeJyoA0yPXuYhg2BhvPtlV3ODZO2FpO4khMBwdgZ4hA/VG/3Ky72USZmcMB4NkHSc2I7VDYIrcFBuYM0kioyaVCi23KkYZ6Lo= X-Gm-Message-State: AOJu0YwAjbpvOBHo7wbhV8BjHMrhNmCm7bsPPi17YsryOvVknoBkLoCW jfXm4SOeA/lC5g5VMZ+yG/CLL73x8HHAwdYXA5xLz+nsoVlcwtsXzlbEzp4wcx0HIv1s7+TDZJG H X-Google-Smtp-Source: AGHT+IEFz0EIsCfMN1kGF/wQXfftvTTUxdm975Lo9/cXHpjBlb+AqzCdg7gjhE8/LDpE+0gp44E+1A== X-Received: by 2002:a05:6a00:10d4:b0:6ea:d114:5ea1 with SMTP id d20-20020a056a0010d400b006ead1145ea1mr8547967pfu.17.1713661495007; Sat, 20 Apr 2024 18:04:55 -0700 (PDT) Received: from charlie.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id d6-20020a63d646000000b005dc8702f0a9sm5249627pgj.1.2024.04.20.18.04.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 20 Apr 2024 18:04:54 -0700 (PDT) From: Charlie Jenkins Date: Sat, 20 Apr 2024 18:04:37 -0700 Subject: [PATCH v3 05/17] riscv: dts: allwinner: Add xtheadvector to the D1/D1s devicetree MIME-Version: 1.0 Message-Id: <20240420-dev-charlie-support_thead_vector_6_9-v3-5-67cff4271d1d@rivosinc.com> References: <20240420-dev-charlie-support_thead_vector_6_9-v3-0-67cff4271d1d@rivosinc.com> In-Reply-To: <20240420-dev-charlie-support_thead_vector_6_9-v3-0-67cff4271d1d@rivosinc.com> To: Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , Palmer Dabbelt , Albert Ou , Guo Ren , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Conor Dooley , Evan Green , =?utf-8?b?Q2zDqW1lbnQgTMOpZ2Vy?= , Jonathan Corbet , Shuah Khan Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Palmer Dabbelt , linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org, Charlie Jenkins X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1713661481; l=904; i=charlie@rivosinc.com; s=20231120; h=from:subject:message-id; bh=eg5f+2eUdPorsjTg1AXnvbZp1Gz8QKwXU/sn4bArQ/o=; b=kZB/gcvpdY88mM3BCpDWs4dP4AKzfkcUQrEei7evf3AAbBAZdLZh9RDC+cGSOoMpXUpY+epQ/ BrXAER33w+vB259xFs7+rySg+Y/OSVCHSvRLoNArK0nYqNYuINYlX8t X-Developer-Key: i=charlie@rivosinc.com; a=ed25519; pk=t4RSWpMV1q5lf/NWIeR9z58bcje60/dbtxxmoSfBEcs= X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240420_180456_864739_B59CCDBF X-CRM114-Status: GOOD ( 10.42 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The D1/D1s SoCs support xtheadvector so it can be included in the devicetree. Also include vlenb for the cpu. Signed-off-by: Charlie Jenkins --- arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi index 64c3c2e6cbe0..50c9f4ec8a7f 100644 --- a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi @@ -27,7 +27,8 @@ cpu0: cpu@0 { riscv,isa = "rv64imafdc"; riscv,isa-base = "rv64i"; riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", - "zifencei", "zihpm"; + "zifencei", "zihpm", "xtheadvector"; + riscv,vlenb = <128>; #cooling-cells = <2>; cpu0_intc: interrupt-controller {