From patchwork Thu Apr 25 09:15:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikolaos Pasaloukos X-Patchwork-Id: 13643017 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7F24EC19F53 for ; Thu, 25 Apr 2024 09:16:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:In-Reply-To:References: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=9ro1+LWOfDEQYusQRuH17ghcp9uQHLPwaCrO5Dy60rI=; b=XFcOtji93bPuHo l+LhvSfEJaWAKyTC2Eg7tnTThYj4162WjRYljSsdKXRASp8+j70NyyU1vsBLDxcIQIICxPK1cqO+1 cCrOl2Q3ChB2CczBqH+Fso4q/PIyEZrJeB+H1WJH8gGQOh0yvbZMKPFhczm3mZvh9aZnvV6eZ3lfU YySWnSV9V6uKytCf3liTX+MvKG52sOXQEfddeghCHw8L26/HJD2A672zGNIz/TN0s8Crj7R73+KsF wGBi1bXcbvArVEfKIdF+KLf9oIk7tjHnsvogyeizGdvJnQrGX/yBksZ5+7sNIz1JaM8gymSNFKTly bk0ahR4X78SpVRsfSBCw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rzvD0-00000007Z9D-0wLi; Thu, 25 Apr 2024 09:16:02 +0000 Received: from mx08-0063e101.pphosted.com ([185.183.31.155]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rzvCb-00000007Yxv-3BYH for linux-arm-kernel@lists.infradead.org; Thu, 25 Apr 2024 09:15:41 +0000 Received: from pps.filterd (m0247494.ppops.net [127.0.0.1]) by mx08-0063e101.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 43P9FHIS011746; Thu, 25 Apr 2024 10:15:20 +0100 Received: from pnzpr01cu001.outbound.protection.outlook.com (mail-centralindiaazlp17011007.outbound.protection.outlook.com [40.93.132.7]) by mx08-0063e101.pphosted.com (PPS) with ESMTPS id 3xnxsfs3k5-3 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 25 Apr 2024 10:15:19 +0100 (BST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=azTe/W/iiqJmV+Bd5xGSse1xEqcyfUKWZnCz2rJSpuPWAPG+CbcXiT9UMi0cHyzvymFifiHkBfBkAbAbpZnnGotjJVOvxNMI/1WRdLfaxmQzf6vDAEc7AIdMmEsuvj7slkjqBoVV6KG0RrfItuT0Rq0/R8LhOxCpq4rZuAqWoDtV0P/YuJuxu//NM7Gb+fVcpJOn62FkZ8jeTt76KuI9AlTQY500emPjhAUNHNLmqSFtMKsj+rImLY0LBmZnN+7AoylUTWTzXBvn5BjbKPbBJGJkNpXo0Jc22ttHt0/EF+PFjwgOmwbequahv0zzMDMWkTJdEcAcx/Z/te1rHoKNSQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=+dbvrpRapWS/gwc4nPvset5eBdMeXGke1mC1KMHSxkk=; b=QzRoB7H+QPUZwXDsP0Qhs21J6B/PPkiF1bLa8j/aH9EvTogYzCX+OU5DIiykZWZ2n1++QF4gveSZ5GWInjfbA3OkuSTQU0yKqRjHjlYITGLDQIkUpDRujh88+z4EbupS7hj8W+f1xXTvxEX4NfPy+dIE6uO/YajmUGlkpb5rt0Colukmy6rqRlRkHsmBfoOxuBb3vqkM+EJXnNlWiGFH8NnlWe+QosUnKA7+0WK0hBK5xMHINSxeLOd/by8auxdPVFk91P/OodF8Ws5k6XaX0Gz7Kv5p8vc7qDokH0E9IFU5e91ApY1cB0HD9tMAVGS7b+dZNL/T5vP5gGs1lxJpkA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=blaize.com; dmarc=pass action=none header.from=blaize.com; dkim=pass header.d=blaize.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=BLAIZE.COM; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+dbvrpRapWS/gwc4nPvset5eBdMeXGke1mC1KMHSxkk=; b=OXg2IbUuNOLOvMnoMX0IQ/OwDgpR13ttDqnGE7FPDXn/jxF3Il9qocwviSzNX8tJApr35wk0aaxz/h+bTjXzSmrz4Vi9ncgmLWxvX+u+kV20oN6mYxZ7gIzl+OGYdptBhYf/fKsGPjvKGuCsUPIZCKmRkJ8ALzX4X3Qx2pM0zQY= Received: from MA0PR01MB10184.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:12a::5) by PN0PR01MB9905.INDPRD01.PROD.OUTLOOK.COM (2603:1096:c01:14c::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7472.46; Thu, 25 Apr 2024 09:15:06 +0000 Received: from MA0PR01MB10184.INDPRD01.PROD.OUTLOOK.COM ([fe80::309a:12cf:74a4:5655]) by MA0PR01MB10184.INDPRD01.PROD.OUTLOOK.COM ([fe80::309a:12cf:74a4:5655%3]) with mapi id 15.20.7472.044; Thu, 25 Apr 2024 09:15:05 +0000 From: Niko Pasaloukos To: "robh@kernel.org" , "krzysztof.kozlowski+dt@linaro.org" , "conor+dt@kernel.org" , "catalin.marinas@arm.com" , "will@kernel.org" , "arnd@arndb.de" , "olof@lixom.net" , Niko Pasaloukos , Neil Jones , Matt Redfearn , James Cowgill , "heiko.stuebner@cherry.de" , "shawnguo@kernel.org" , "macromorgan@hotmail.com" , "sre@kernel.org" , "hvilleneuve@dimonoff.com" , "andre.przywara@arm.com" , "rafal@milecki.pl" , "linus.walleij@linaro.org" , "andersson@kernel.org" , "konrad.dybcio@linaro.org" , "geert+renesas@glider.be" , "neil.armstrong@linaro.org" , "m.szyprowski@samsung.com" , "nfraprado@collabora.com" , "u-kumar1@ti.com" CC: "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" Subject: [PATCH v3 4/5] arm64: Add initial support for Blaize BLZP1600 CB2 Thread-Topic: [PATCH v3 4/5] arm64: Add initial support for Blaize BLZP1600 CB2 Thread-Index: AQHalvEPQKrAV9M0NkyhD59YDgTJ5Q== Date: Thu, 25 Apr 2024 09:15:05 +0000 Message-ID: <20240425091403.17483-5-nikolaos.pasaloukos@blaize.com> References: <20240425091403.17483-1-nikolaos.pasaloukos@blaize.com> In-Reply-To: <20240425091403.17483-1-nikolaos.pasaloukos@blaize.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MA0PR01MB10184:EE_|PN0PR01MB9905:EE_ x-ms-office365-filtering-correlation-id: 5730f823-d898-4668-7325-08dc65083255 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: =?iso-8859-1?q?C7dz35txnz7r6Cl9nAMTHzaPtK?= =?iso-8859-1?q?7gAYbSPqm7PVWay5/QTtJzM3kTMGPI4IVFfU9lGhHyDhq0dfBRoGNNBeV6HJ?= =?iso-8859-1?q?ApXUS+26IU7lINpPL6K5EHM2mhpofTLmDC3gYDFkn4mGfIkIQsGCn79/RHbm?= =?iso-8859-1?q?M576s3uaY3ev104Ycq5jlrVXbj7sqSL3AlPNc/2VjTjqWCH6ZaCETeEPbMvm?= =?iso-8859-1?q?qLCBHmEd8r8fZQFgZ8NPesi6Ylp0OxYLzQysgYBa/3TB61HCzuXC7mEQ1I1z?= =?iso-8859-1?q?2mOSVSyYp+1BSpwc/WCrNpIwChh2QGUwTA08SwYJqeQosWqL0r4bqU4bMBuB?= =?iso-8859-1?q?oD7Pd3jRh0x3af+lYclNX5E4kShsRtLC22XmzzdmBIlf0v8H+sF1rtqcr2Mg?= =?iso-8859-1?q?4WXU/Z4fDPy4K9e4W2UfVo6i/OzZ2eC2d2jdiCJugQ4WDfu1B0QpSuzBoOkt?= =?iso-8859-1?q?GLv2JqMgx+TE499xYirxQPH0ZFUpj3EQWoIZfAw3dz0MmLWNvZqcT6FeJLsu?= =?iso-8859-1?q?yEkrTnsDAVoqPlzn/v5wpHN2eTUe7YlfW1uDkuE2XMtc+U7ETR7eXvhbTK1V?= =?iso-8859-1?q?Tg1gMtyMX3JBEL4GkEkw9baHzp1oKXXYK1kyvkDFaf6IDTwl5cGiRckHwHnf?= =?iso-8859-1?q?FNV8grijY7NF5H83DTI3JC+Qhj/wycQS++W5MV4T6EXfY0INu6kq1C71c7ZK?= =?iso-8859-1?q?yicOEjgDhrEmkbPwM00gwmeE+owHMM0XxU0MskhDNwqAyx454AOTXMYB2J/E?= =?iso-8859-1?q?O9jW9nca7R3N9LSP74kPD/zu9gk5ePEkBRdEG1bJc1iaBNcKvLiDemrADCRz?= =?iso-8859-1?q?A3nQDQnajTpkH/cYh7buQ/T/33WLIEyxQLxluphbK2NfXfJLjxozB2q04KHr?= =?iso-8859-1?q?RKorGNKVYv3w25m2qkJniA1ZM4O8/Z2oUmqSgWBwId2DqSLMDpYSGYf0d/sI?= =?iso-8859-1?q?gBrEEs86kIHSFvc1F2aZs7w/ekwhJmLtwNyjqcJJyTgsXesms9/7zWX7f/fz?= =?iso-8859-1?q?rxIcNdPkO0imcR47k7UsRXLoZBaIe1haOMGfjXSloBVYBrF3eztigVAQeRnE?= =?iso-8859-1?q?dovOxqMIXR54np4kaBCM9qN0QCk51Sd7rnzLie5QIhG3dphXVKDzJVM7nhv5?= =?iso-8859-1?q?rl+groee3rqtWxCFV5sZshxHfQcSH4irfG0JOybXeEpVnFm2EHoGmVkgc4QQ?= =?iso-8859-1?q?AgP1uW2nZ23CuP8Z5v2dEuHO7k3Hu/slhinfNPrv8fBLV8nr7fCuk3jpuIXr?= =?iso-8859-1?q?7JfMY92ccQi/LqPElQ7s9Wcbjp9wON89sgreFgPpJpMVTBlfn3JRkO/2n8ko?= =?iso-8859-1?q?Y7yWxqQ6iIoE3FifsPBbjUi2UHHUfjLoc+hD/5+KiY3XOLokujGTtFzGU3i2?= =?iso-8859-1?q?foOu6DkWGhu+sMzV8uBw=3D=3D?= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MA0PR01MB10184.INDPRD01.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230031)(366007)(376005)(1800799015)(7416005)(921011)(38070700009);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?iso-8859-1?q?y3RFgoKKCUBUv0In4FvTrEo?= =?iso-8859-1?q?dkpf6oGvc2jKpMIlCZB+QP9nW7Bo9UmtRaAwby+xzZR5dLOgXqynFyHKK5iv?= =?iso-8859-1?q?80feFx80vFamEuE8GUyZhYEx0IdG5ydHe0ZwCopjFtE65MnogW6EtKDF4OIX?= =?iso-8859-1?q?qnUrkE/cIPKfqlJDERXFH1IjvCySCpfBdxmhvyAW3e6FY1xU6VUOQvglU+k9?= =?iso-8859-1?q?mmEtIFlXTYhPn9t8u2aV/f3ZB5ohkJiSWZGhjyhBUNNlLuA3YOjgGUdJiWm3?= =?iso-8859-1?q?W3ifCbknaGhVB4b7nYHV908sYzsbFaVu2+rJ/Q6UyI8BW039rSP0GzZv8CLY?= =?iso-8859-1?q?4m8LMMYQ4+b6n0H4YaxybkA3lqgw7+Pi8aP0M5F7PyeaxsOnbieS5LcACAi9?= =?iso-8859-1?q?z2Dbf0FD8mBG+lb+xOWpkPxFbBXtyNHKjZ4tJzQTybkfFcliKO48kWQ8IWeY?= =?iso-8859-1?q?tr3nQAgTLY/klEtQMvehGNvbJ8RmK2U7eo96Her3ph2xsTU7FbfBF8AheZSE?= =?iso-8859-1?q?y0wbZ4CEv1L77KER3556CQPtt3QHDTq9LdLzg2QW0iS96zlxrYDEb2GFk3rA?= =?iso-8859-1?q?pxdC9E6kt4IrsH61fXYTHHhJhOQbmm7NVEcTENLZ8gknFH8hhIOt35RZHXhO?= =?iso-8859-1?q?7d4HrvhNW1cEhAC1lDxgI4O8lsSmXPkelDgUmdbcdanq/njAfZKiTQOruc3w?= =?iso-8859-1?q?ibd7RTYxTHG/3NVdeYTSPX2Fsmuz2cXglg5kwlFFbw2Fj3asDOutRmP4ij0j?= =?iso-8859-1?q?cZqnWNUCKvOv3sBvJxE/izlrbTrGAl/NXBl5EaS/m0eATLYk0tOQETht8yLF?= =?iso-8859-1?q?0D19FdBDcTvEo1HQNYjag2IqyArksy5oMglMpoSwYXy3qW3uuFft0qNbVfPS?= =?iso-8859-1?q?/XuCyc2WUbCDx0Gp8fe4nqpuqvIDDU6r0GampRvJzEA4wYCZFQQZwoPf446i?= =?iso-8859-1?q?VF5xGqUDmdl6k/pA69yJsLjIJqixIMCSUerGMXRyU+LQcneqJPAyqEWcfCOh?= =?iso-8859-1?q?f/SSb3gqpYmmgApRSA7LG969WN54OIFrwJV+FTo30q87SvgJ/sydZiAYaOnF?= =?iso-8859-1?q?pGI305rTI/mApCNWig/FbYa5hVXqmdg8aeFWc8adOVGU9txqo1XUS/tITYp2?= =?iso-8859-1?q?94dzTzd4h/HoyOlVGQuOGCUk506hErLDNmrfuRtU35uKVCMWxo4ZkvmbK+qH?= =?iso-8859-1?q?vREQa5eS55c4rzEHF31YNYT+Te5AfJNO0eQxOyqcnBrhcFHTVpEtfWWlYXXd?= =?iso-8859-1?q?zWil89yvDY2SSi5LfnLN7/PIQr+sBHzhRcznOhWZKNgttpfIhYYPOKFZY9ji?= =?iso-8859-1?q?u1XN64mmzYZlNnPHtSvAdTS6NF/5X7ygH1A2cD90AB6bv0KIsC9sUrj7gWJX?= =?iso-8859-1?q?vVR79B3hQnM+byVkXnqwmHN7KglidnZYv0RIAUiighE7ooNv0z3BO+uc1rjL?= =?iso-8859-1?q?CLOOW2C31Kd+HGyq0Xyhx1cXaHeM25cvFzqTyp3PTEbA7oWvJUrqB9XmYDVD?= =?iso-8859-1?q?E1GRsuynchC7cL/IhiS0/7L/kvSWCuQw7O799Wgwmer6yE/gs+DxPLHJFvC4?= =?iso-8859-1?q?IkmSqtg8EemaTYtw1mII6XwtVAE6Gz6P4wzxqRi6TYnklqKkpw6JOoSPuEvV?= =?iso-8859-1?q?zjrNtPFQqB9Ld8gbECDuqwnPA3pMtEzE9/lu+cw=3D=3D?= MIME-Version: 1.0 X-OriginatorOrg: blaize.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MA0PR01MB10184.INDPRD01.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-Network-Message-Id: 5730f823-d898-4668-7325-08dc65083255 X-MS-Exchange-CrossTenant-originalarrivaltime: 25 Apr 2024 09:15:05.7960 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 9d1c3c89-8615-4064-88a7-bb1a8537c779 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: JJ1ipruErn7pbbx8+nwJBMgqkRTUdBBNlqMmx49M0O0AP7wRaQkauCeQuLPY19qdWA2pGu9COof2GZIYcSex1oA1QCvkwJXNsYvJO1qecSY= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PN0PR01MB9905 X-Proofpoint-GUID: YWL5Vk_P67hGpgPfSRVeMnSuW0SAGrLY X-Proofpoint-ORIG-GUID: YWL5Vk_P67hGpgPfSRVeMnSuW0SAGrLY X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1011,Hydra:6.0.650,FMLib:17.11.176.26 definitions=2024-04-25_09,2024-04-25_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 adultscore=0 mlxscore=0 lowpriorityscore=0 suspectscore=0 spamscore=0 bulkscore=0 mlxlogscore=999 malwarescore=0 clxscore=1015 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.21.0-2404010002 definitions=main-2404250066 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240425_021538_169606_2A3B3B2C X-CRM114-Status: GOOD ( 18.66 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Adds support for the Blaize CB2 development board based on BLZP1600 SoC. This consists of a Carrier-Board-2 and a SoM. The blaize-blzp1600.dtsi is the common part for the SoC, blaize-blzp1600-som.dtsi is the common part for the SoM and blaize-blzp1600-cb2.dts is the board specific file. Co-developed-by: James Cowgill Signed-off-by: James Cowgill Co-developed-by: Matt Redfearn Signed-off-by: Matt Redfearn Co-developed-by: Neil Jones Signed-off-by: Neil Jones Signed-off-by: Nikolaos Pasaloukos --- arch/arm64/boot/dts/Makefile | 1 + arch/arm64/boot/dts/blaize/Makefile | 2 + .../boot/dts/blaize/blaize-blzp1600-cb2.dts | 84 +++++++ .../boot/dts/blaize/blaize-blzp1600-som.dtsi | 23 ++ .../boot/dts/blaize/blaize-blzp1600.dtsi | 209 ++++++++++++++++++ 5 files changed, 319 insertions(+) create mode 100644 arch/arm64/boot/dts/blaize/Makefile create mode 100644 arch/arm64/boot/dts/blaize/blaize-blzp1600-cb2.dts create mode 100644 arch/arm64/boot/dts/blaize/blaize-blzp1600-som.dtsi create mode 100644 arch/arm64/boot/dts/blaize/blaize-blzp1600.dtsi diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile index 30dd6347a929..601b6381ea0c 100644 --- a/arch/arm64/boot/dts/Makefile +++ b/arch/arm64/boot/dts/Makefile @@ -9,6 +9,7 @@ subdir-y += apm subdir-y += apple subdir-y += arm subdir-y += bitmain +subdir-y += blaize subdir-y += broadcom subdir-y += cavium subdir-y += exynos diff --git a/arch/arm64/boot/dts/blaize/Makefile b/arch/arm64/boot/dts/blaize/Makefile new file mode 100644 index 000000000000..595e7a350300 --- /dev/null +++ b/arch/arm64/boot/dts/blaize/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_BLAIZE_BLZP1600) += blaize-blzp1600-cb2.dtb diff --git a/arch/arm64/boot/dts/blaize/blaize-blzp1600-cb2.dts b/arch/arm64/boot/dts/blaize/blaize-blzp1600-cb2.dts new file mode 100644 index 000000000000..0bdec7e81380 --- /dev/null +++ b/arch/arm64/boot/dts/blaize/blaize-blzp1600-cb2.dts @@ -0,0 +1,84 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2023 Blaize, Inc. All rights reserved. + */ + +/dts-v1/; + +#include "blaize-blzp1600-som.dtsi" +#include + +/ { + model = "Blaize BLZP1600 SoM1600P CB2 Development Board"; + + compatible = "blaize,blzp1600-cb2", "blaize,blzp1600"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200"; + }; +}; + +&i2c0 { + clock-frequency = <100000>; + status = "okay"; +}; + +&i2c1 { + clock-frequency = <100000>; + status = "okay"; +}; + +&i2c3 { + clock-frequency = <100000>; + status = "okay"; + + gpio_expander: gpio@74 { + compatible = "ti,tca9539"; + reg = <0x74>; + gpio-controller; + #gpio-cells = <2>; + gpio-line-names = "RSP_PIN_7", /* GPIO_0 */ + "RSP_PIN_11", /* GPIO_1 */ + "RSP_PIN_13", /* GPIO_2 */ + "RSP_PIN_15", /* GPIO_3 */ + "RSP_PIN_27", /* GPIO_4 */ + "RSP_PIN_29", /* GPIO_5 */ + "RSP_PIN_31", /* GPIO_6 */ + "RSP_PIN_33", /* GPIO_7 */ + "RSP_PIN_37", /* GPIO_8 */ + "RSP_PIN_16", /* GPIO_9 */ + "RSP_PIN_18", /* GPIO_10 */ + "RSP_PIN_22", /* GPIO_11 */ + "RSP_PIN_28", /* GPIO_12 */ + "RSP_PIN_32", /* GPIO_13 */ + "RSP_PIN_36", /* GPIO_14 */ + "TP31"; /* GPIO_15 */ + }; + + gpio_expander_m2: gpio@75 { + compatible = "ti,tca9539"; + reg = <0x75>; + gpio-controller; + #gpio-cells = <2>; + gpio-line-names = "M2_W_DIS1_N", /* GPIO_0 */ + "M2_W_DIS2_N", /* GPIO_1 */ + "M2_UART_WAKE_N", /* GPIO_2 */ + "M2_COEX3", /* GPIO_3 */ + "M2_COEX_RXD", /* GPIO_4 */ + "M2_COEX_TXD", /* GPIO_5 */ + "M2_VENDOR_PIN40", /* GPIO_6 */ + "M2_VENDOR_PIN42", /* GPIO_7 */ + "M2_VENDOR_PIN38", /* GPIO_8 */ + "M2_SDIO_RST_N", /* GPIO_9 */ + "M2_SDIO_WAKE_N", /* GPIO_10 */ + "M2_PETN1", /* GPIO_11 */ + "M2_PERP1", /* GPIO_12 */ + "M2_PERN1", /* GPIO_13 */ + "UIM_SWP", /* GPIO_14 */ + "UART1_TO_RSP"; /* GPIO_15 */ + }; +}; diff --git a/arch/arm64/boot/dts/blaize/blaize-blzp1600-som.dtsi b/arch/arm64/boot/dts/blaize/blaize-blzp1600-som.dtsi new file mode 100644 index 000000000000..efac0d6b3d60 --- /dev/null +++ b/arch/arm64/boot/dts/blaize/blaize-blzp1600-som.dtsi @@ -0,0 +1,23 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2023 Blaize, Inc. All rights reserved. + */ + +#include "blaize-blzp1600.dtsi" + +/ { + memory@1000 { + device_type = "memory"; + reg = <0x0 0x00001000 0xfffff000>; + }; +}; + +/* i2c4 bus is available only on the SoM, not on the board */ +&i2c4 { + clock-frequency = <100000>; + status = "okay"; +}; + +&uart0 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/blaize/blaize-blzp1600.dtsi b/arch/arm64/boot/dts/blaize/blaize-blzp1600.dtsi new file mode 100644 index 000000000000..26d8943d60ab --- /dev/null +++ b/arch/arm64/boot/dts/blaize/blaize-blzp1600.dtsi @@ -0,0 +1,209 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2023 Blaize, Inc. All rights reserved. + */ + +#include +#include + +/ { + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <1>; + + cpus { + #address-cells = <2>; + #size-cells = <0>; + + cpu0: cpu@0 { + compatible = "arm,cortex-a53"; + device_type = "cpu"; + enable-method = "psci"; + reg = <0x0 0x0>; + next-level-cache = <&l2>; + }; + + cpu1: cpu@1 { + compatible = "arm,cortex-a53"; + device_type = "cpu"; + enable-method = "psci"; + reg = <0x0 0x1>; + next-level-cache = <&l2>; + }; + + l2: l2-cache0 { + compatible = "cache"; + cache-level = <2>; + cache-unified; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = /* Physical Secure PPI */ + , + /* Physical Non-Secure PPI */ + , + /* Hypervisor PPI */ + , + /* Virtual PPI */ + ; + }; + + psci { + compatible = "arm,psci-1.0", "arm,psci-0.2"; + method = "smc"; + }; + + pmu { + compatible = "arm,cortex-a53-pmu"; + interrupts = , + ; + interrupt-affinity = <&cpu0>, <&cpu1>; + }; + + sram@0 { + /* + * On BLZP1600 there is no general purpose (non-secure) SRAM. + * A small DDR memory space has been reserved for general use. + */ + compatible = "mmio-sram"; + reg = <0x0 0x00000000 0x00001000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x0 0x00000000 0x1000>; + + /* SCMI reserved buffer space on DDR space */ + scmi0_shm: scmi-sram@800 { + compatible = "arm,scmi-shmem"; + reg = <0x800 0x80>; + }; + }; + + firmware { + scmi { + compatible = "arm,scmi-smc"; + arm,smc-id = <0x82002000>; + #address-cells = <1>; + #size-cells = <0>; + + shmem = <&scmi0_shm>; + + scmi_clk: protocol@14 { + reg = <0x14>; + #clock-cells = <1>; + }; + + scmi_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + }; + + soc { + compatible = "simple-bus"; + #address-cells = <2>; + #size-cells = <1>; + ranges; + + gic: interrupt-controller@200410000 { + compatible = "arm,gic-400"; + #interrupt-cells = <3>; + #address-cells = <0>; + interrupt-controller; + reg = <0x2 0x00410000 0x20000>, + <0x2 0x00420000 0x20000>, + <0x2 0x00440000 0x20000>, + <0x2 0x00460000 0x20000>; + interrupts = ; + }; + + uart0: serial@2004d0000 { + compatible = "ns16550a"; + reg = <0x2 0x004d0000 0x1000>; + clocks = <&scmi_clk 59>; + resets = <&scmi_rst 59>; + reg-shift = <2>; + interrupts = ; + status = "disabled"; + }; + + uart1: serial@2004e0000 { + compatible = "ns16550a"; + reg = <0x2 0x004e0000 0x1000>; + clocks = <&scmi_clk 60>; + resets = <&scmi_rst 60>; + reg-shift = <2>; + interrupts = ; + status = "disabled"; + }; + + i2c0: i2c@2004f0000 { + compatible = "snps,designware-i2c"; + reg = <0x2 0x004f0000 0x1000>; + interrupts = ; + clocks = <&scmi_clk 54>; + resets = <&scmi_rst 54>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + i2c1: i2c@200500000 { + compatible = "snps,designware-i2c"; + reg = <0x2 0x00500000 0x1000>; + interrupts = ; + clocks = <&scmi_clk 55>; + resets = <&scmi_rst 55>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + i2c2: i2c@200510000 { + compatible = "snps,designware-i2c"; + reg = <0x2 0x00510000 0x1000>; + interrupts = ; + clocks = <&scmi_clk 56>; + resets = <&scmi_rst 56>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + i2c3: i2c@200520000 { + compatible = "snps,designware-i2c"; + reg = <0x2 0x00520000 0x1000>; + interrupts = ; + clocks = <&scmi_clk 57>; + resets = <&scmi_rst 57>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + i2c4: i2c@200530000 { + compatible = "snps,designware-i2c"; + reg = <0x2 0x00530000 0x1000>; + interrupts = ; + clocks = <&scmi_clk 58>; + resets = <&scmi_rst 58>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + arm_cc712: crypto@200550000 { + compatible = "arm,cryptocell-712-ree"; + reg = <0x2 0x00550000 0x1000>; + interrupts = ; + clocks = <&scmi_clk 7>; + }; + }; +};