From patchwork Fri May 3 04:46:39 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Charlie Jenkins X-Patchwork-Id: 13652414 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 76CC0C25B10 for ; Fri, 3 May 2024 06:01:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:In-Reply-To:References:Message-Id :MIME-Version:Subject:Date:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=sYInzqHy24D1gdKfpvhAD9iyMMRXELo6kjkxvqTbv1c=; b=aj7YH1OB+SeWOv PPmveL7ompRVjs1g5arcy0s/ZmqRvfIIQ23i55TlKxSAovlYBRBkxgAlo4YOKpaj0oOXWIo1gPsot mwt3ARtAheCDrdMjHGhMXqX+21nfQD3HfUNtFv7ZhIzC9LAV9ei6boDTOB/We6D4oTexbeJGlgsPO MXBEdLqtcR5CIaFvocHvxEwMxeVfGjzEfSyL+viecAiY2u3DP0WJj/GWfPxizuSmDXDTqyOdiqKP1 IHcPFM8IWCHmhExSnqCf78WCMBgpt0ctBMT3m0tfTPPygTCz1iaVDF+hhMfngDwSOnCh4qVvL66aJ AgqXp+zvWjZX4XstlDFg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1s2lz0-0000000FEOp-1YfZ; Fri, 03 May 2024 06:01:22 +0000 Received: from mail-pf1-x432.google.com ([2607:f8b0:4864:20::432]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1s2koy-0000000F1PV-1KVD for linux-arm-kernel@lists.infradead.org; Fri, 03 May 2024 04:46:59 +0000 Received: by mail-pf1-x432.google.com with SMTP id d2e1a72fcca58-6edb76d83d0so7663115b3a.0 for ; Thu, 02 May 2024 21:46:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1714711612; x=1715316412; darn=lists.infradead.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Xb9tww82u8GPwb/D9ZGp2c9YRfA1MZ53TtnEydxWwQE=; b=I6ed2bGqdN52iL4hD68BrEXa1wrk3DGfF4cNMcUnXQkcGxJAo8asem7/tsC7LQffuD QbNkhDckysTZomvn0YdFDKMC9tMjL9bKtZAJLkmOTVyalW91uMrCZBXmTO1JVclAJgcz thqSwmwzNP3DwRHcFb2OriWqcAFmHsxIFLfMV7SMLlPk+C6O07N+W9uODS2ZsuVX3Msh glLJC1UvsBmI1d6B5gUcsfChD44AAP9elbduUXKQnWst4+pI7ThuuQZjSd251BB/M9wt oEv1HppcY2JrpC07FQj00kb7KLAhE1NKk2DiClWdzV+Rap+sC7NETYMePy7qkNNap0d7 /CBQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1714711612; x=1715316412; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Xb9tww82u8GPwb/D9ZGp2c9YRfA1MZ53TtnEydxWwQE=; b=ogfyENMiI9GpDbkg/w9HV2evNvPBV4uh0NHgHvOLTOi51pdxsezyc0zRO3GBYtndz/ fmb+kBMtMasiMDkE1kisprjOuAkrIlh22LxJZc2XJkfEjMR0CV5sfpsoXBBXYjiQDBeu wquCtEoAypWehZBUN45Jpqre6LUn6HMBdzfww1sxB9zIw9z83TGNjVNyI8FqsBnEQ5lO FMiE9YobGCkNuFeZugMuumXP+nkz9KdoAoY9FLN4qy7T6guQcK8gVa6ouyk/uW6EuZgz GmQ3lrfSMTRCeW0tQ4JVBxLsKKFfs86vRRqR6vQ+/82e+Y27Lrn/qUrzgVYYyohTgd7r z6Mg== X-Forwarded-Encrypted: i=1; AJvYcCWt9hF2+/nPRgPKpah0B6kBP003u1CLoKnjiw25XkUhZ6o8p+EomLE0vSbNREV+jA5uaTD5ftXuB1U6H5fOvuPMqx1zqjnVm5bZQYILfk5L/kjZYcU= X-Gm-Message-State: AOJu0Yy/gRoN4KD0R730gEkczC06UPgPvWm0ex1eLV0m98BGctU7MB6C n+iydbbwMyvGw1k65e3mGk5yxQo2yIiqqXk/VC1cvgrjdtO7TH+rIOq9yTrWpWo= X-Google-Smtp-Source: AGHT+IF41hzKf/haVFQvven/JbxBJ+u/Mlmilmw8xyMi++Oyo7SayUCiC8aXNcvJL+QSQBIxRKdnGg== X-Received: by 2002:a05:6a20:6f8b:b0:1af:59b9:74e9 with SMTP id gv11-20020a056a206f8b00b001af59b974e9mr2154976pzb.2.1714711612474; Thu, 02 May 2024 21:46:52 -0700 (PDT) Received: from charlie.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id e8-20020a17090301c800b001e2bb03893dsm2240411plh.198.2024.05.02.21.46.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 May 2024 21:46:51 -0700 (PDT) From: Charlie Jenkins Date: Thu, 02 May 2024 21:46:39 -0700 Subject: [PATCH v5 04/17] riscv: dts: allwinner: Add xtheadvector to the D1/D1s devicetree MIME-Version: 1.0 Message-Id: <20240502-dev-charlie-support_thead_vector_6_9-v5-4-d1b5c013a966@rivosinc.com> References: <20240502-dev-charlie-support_thead_vector_6_9-v5-0-d1b5c013a966@rivosinc.com> In-Reply-To: <20240502-dev-charlie-support_thead_vector_6_9-v5-0-d1b5c013a966@rivosinc.com> To: Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , Palmer Dabbelt , Albert Ou , Guo Ren , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Conor Dooley , Evan Green , =?utf-8?b?Q2zDqW1lbnQgTMOpZ2Vy?= , Jonathan Corbet , Shuah Khan Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Palmer Dabbelt , linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org, Charlie Jenkins X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1714711602; l=904; i=charlie@rivosinc.com; s=20231120; h=from:subject:message-id; bh=eg5f+2eUdPorsjTg1AXnvbZp1Gz8QKwXU/sn4bArQ/o=; b=8IiFogJx9JBBPQ5oODZ/+sRV7hNPdv1Ar9s5kqJOcntxexJjJ6jCBV/6P4yvKFz+I1naMnzjp ueolnUb0+eoAAIxaJQM00OvIraOUtrlv7jCWmPGAhRsCznbLEKcwh5j X-Developer-Key: i=charlie@rivosinc.com; a=ed25519; pk=t4RSWpMV1q5lf/NWIeR9z58bcje60/dbtxxmoSfBEcs= X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240502_214656_435144_A6D6C8CA X-CRM114-Status: GOOD ( 10.75 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The D1/D1s SoCs support xtheadvector so it can be included in the devicetree. Also include vlenb for the cpu. Signed-off-by: Charlie Jenkins --- arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi index 64c3c2e6cbe0..50c9f4ec8a7f 100644 --- a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi @@ -27,7 +27,8 @@ cpu0: cpu@0 { riscv,isa = "rv64imafdc"; riscv,isa-base = "rv64i"; riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", - "zifencei", "zihpm"; + "zifencei", "zihpm", "xtheadvector"; + riscv,vlenb = <128>; #cooling-cells = <2>; cpu0_intc: interrupt-controller {