From patchwork Tue May 7 18:45:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13657631 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0BC29C10F1A for ; Tue, 7 May 2024 19:02:52 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Cc:To:In-Reply-To: References:Message-Id:Subject:Date:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=5faggMZ7sYc++VM7FGOsC5xwj1TxovvCrIxfNKhGGwM=; b=wQyxAc9fB3xF3SNHLlK/dye8Jh HZCHSwO6S9U5Q+FoSPLhJ+j9M/rJCVcWh4p57QLdBLZ3atvVHB4PBnSQPFFrukt8VTuRImCB5hhhK FnNPa10hP/m2+DkHMi+Rxy/OQ+/LCojlOr9ZNdEf9Xjyby1FPu+M8r9X2N+EGyYxGWYL9d6hRYOp6 kU1QWV3PVW9DOmdG5ScLmuN8HdLV+8tz0zpHVnM+w20YFXhZGpVXy9ZpfVjGBC6V+RhUKHK/jp6sM rd3je4KST6Om4nUWySVL/X0a3jC5xYWGdnvXEfs9ziS4F9WT6DE2ES/wWfXAvMAJi2ONQerwJ45Zw p9RFJ5cQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1s4Q5D-0000000CTuU-10nA; Tue, 07 May 2024 19:02:35 +0000 Received: from mail-dbaeur03on20600.outbound.protection.outlook.com ([2a01:111:f403:260d::600] helo=EUR03-DBA-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1s4Q5A-0000000CTsW-0FY6 for linux-arm-kernel@lists.infradead.org; Tue, 07 May 2024 19:02:33 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=LBqjZz9rPcNr9PLlySFIIXg+1hclH7pQPyg2jLKWDFnV76ImoZF6PXmyDFhZMiB9vK6M1CESvXUR6nGLUZqjB/L3qU5ypMfaRhrh9dYMBcugsKcRmokadZ8ZlF81LkuVVRnm44Y+S5RlZHQ/3VzvfT+E6IybicPn2wXA6SDn/SGY6MltVKUKidFWBnNPgK5lVTd6UwmZUtjJED6YhVI92X/CVoCJxm1aZA3a50GQ/kIzd46fZeDDiwCTfJpvJgUUZNC1xxNy1PxE0LcElFAzhPoeverzYSJr0ZUhEmf2q8stRRS1aXwbZcVjf0A/kjsx+eGYyNnZET/ptfaOPlpDVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=K9ARmSVB6q3UGh+IrKQPkWi3XFtpb4PQIRo1doqw2yw=; b=Ro8KnDy6eABec4Qikt1Yc9hdTpu97pJxeQSUrooNWqPHsEIIn2e7YW386qpY13KKScyqbp77MvyvApA0TskJbovBqJj8fawnz7BJBspEDz7OH/v5W3tVsU9iINYC/sv0M34p/T9iUegXFNJILtOvXpCUiq3xuC128LbY57t6iEdeP5BPHsz6LECessjWcaL5Fl30uuMRKW40jPoG9dstGgEExSrDjIzxuMUqy3Gb1+1mfmvXEAin77KBsaMoTlTKq6ebICQYhCocKioel9n3kdscYtlQNxY0Jm4A5eWX74a6DCMoQBAZjYp5TjUAs+6+wB22c0PPHuQjEECJClXjtA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=K9ARmSVB6q3UGh+IrKQPkWi3XFtpb4PQIRo1doqw2yw=; b=C7nPY7v0NR78kPdZGGKKkSa/kK9Aqm+no5igLUimCvGJhknlmv3s2iqEqSg6kxhJoARojKekNvOr872E7WW3l8Sliy1YJm7Pca24TmykaKIsWACIWMZImJFLruKiZ9d/X1P1UtHI5pf5sg39XwGQF9ywybGWZ9m/BaFILrIJP9I= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by DU0PR04MB9636.eurprd04.prod.outlook.com (2603:10a6:10:320::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.41; Tue, 7 May 2024 18:47:28 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::1e67:dfc9:d0c1:fe58]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::1e67:dfc9:d0c1:fe58%7]) with mapi id 15.20.7544.041; Tue, 7 May 2024 18:47:27 +0000 From: Frank Li Date: Tue, 07 May 2024 14:45:50 -0400 Subject: [PATCH v4 12/12] PCI: imx6: Add i.MX8Q PCIe root complex (RC) support Message-Id: <20240507-pci2_upstream-v4-12-e8c80d874057@nxp.com> References: <20240507-pci2_upstream-v4-0-e8c80d874057@nxp.com> In-Reply-To: <20240507-pci2_upstream-v4-0-e8c80d874057@nxp.com> To: Richard Zhu , Lucas Stach , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Philipp Zabel , Liam Girdwood , Mark Brown , Manivannan Sadhasivam , Krzysztof Kozlowski , Conor Dooley Cc: linux-pci@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, bpf@vger.kernel.org, devicetree@vger.kernel.org, Frank Li X-Mailer: b4 0.13-dev-e586c X-Developer-Signature: v=1; a=ed25519-sha256; t=1715107574; l=4309; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=ZPjAcBxtYZJ5XniaGZi6HJYuwyn8TYkFm7iZBMDoWyQ=; b=N9Nuh+GGq78j5duB6mgd1DTwhcXW8tEGRaXD2TuBw1H0WsH1ex7NBVYWqdvCxjs80qQIdrTFH LAg8rwiM7NOCJi53O8ZNlbd6O5+s5fZntngaQHNIUwdUkQ/niVLmylQ X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: BY5PR17CA0026.namprd17.prod.outlook.com (2603:10b6:a03:1b8::39) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|DU0PR04MB9636:EE_ X-MS-Office365-Filtering-Correlation-Id: 4c11f36d-28db-4f78-fb4b-08dc6ec624a5 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|1800799015|376005|7416005|52116005|366007|921011|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?snqZvx25/mbnWGpAXsyHsKbe5U1ba04?= =?utf-8?q?Q8KmTF5u38miYWStDv03+u8GpQDQLVWD7ifV9tUxIbgCjW3JR4Hm9dMInGS1Hswho?= =?utf-8?q?0p4WWcaPEZ300ZTtekD54jwxjSafY+6rcmFRqb4a5Iw7hNtJtK9FYH/ET8apGqw2R?= =?utf-8?q?G+b7SjH+JHDL8HnKMXFU/psRsTu34nYB6GTCXCoKpVXIP4Vqqsp44gYADFxAsMV+2?= =?utf-8?q?dspfAP29trZMRXGGAUGF5rIjsNcw36Y6U0O1DkY8rqsGrAvzyOgkwj6hPi9dRFtEF?= =?utf-8?q?Dbs3g5lw5rV6B2KQ/TZWDcCemrJEWgA4J3kau7XTaRfkfflnoOv2FybSisxfIRLqB?= =?utf-8?q?e2J2QX6rFolJSwTjyiK1NP+a2762cO56Fd2SyW8hb8HV8vfCfgJ5zUGSenHVd4e8k?= =?utf-8?q?7nvhsw6qpAFztu/x8Y4QXdi8K6wqD3nOpPLHrSDpTgf1pr+ddSLszppQnKLipTPrI?= =?utf-8?q?xph03TeBzqYC8zglkTlZMguQgsJ/PM4h2ol9kUZDirPm0NQzLobmsXaQd4Sx8X2c6?= =?utf-8?q?6SLr0YM/lwgfGusOPT7R0ibrMzN/iEQVXd54xpXoR0QyQe3ueMuUKPQZgbMhF+Bv3?= =?utf-8?q?2kLWaMoJop/F8qFE8dAz48/hAV+jdffeS0raA0r5Kz0dMUe0gIohVWOYgVd6Egz2R?= =?utf-8?q?2T2wmkh8bAzhZLU9vvyXbdMWIrZTm2/2DCHjbcNiC3zulzT3uSczvw1iD48FnT2ci?= =?utf-8?q?eucGe/Mwe9OVSDry8UHbWEUfE7v6x8lisWTAajuWbDJ3FxUtefBbueiAcWsmwdN7A?= =?utf-8?q?yl4ZPBMUP4vpjeva9suWUcN080mnS6SQRFD6fxWpc1NMz/H9HHVVQqg77ajMF9oWn?= =?utf-8?q?zrlGQhlrclFrgDOvCj31f4zGeiyh3jJOV0juTtgMWTeH1HjBsTMMuSEs+AHVmrh9t?= =?utf-8?q?BnEFy6tp8ykRopiobDJHOqKs3fuC09NwSIdHT+EsOZmAkvGGOxdYT1Yb7L1gc9w8F?= =?utf-8?q?C0qQOZfZyyhk6hPwrKlA/3+QQ2Duv/L4iv7vsFhsdOVJ1ZMOV629ScDGoKOv0BGFx?= =?utf-8?q?VdMuXJrO3Ns5mG/IXEBQrfq1rninTfBokQm1Jb6PS7W5Ne7xl7IHpeEZ/4+r/ZA/u?= =?utf-8?q?806hVj3Dcfjkx7W46+WlJ1Cb7fP7LkrhCRRxTz+ceM9KrHF3aPYdhHwzLTt23MeRU?= =?utf-8?q?4coY2eCpMxZ6XolcOucL4qU+ZphbZrUN1fJCB4M2F+ouNehNVJd+SsE/wOGr1ftu6?= =?utf-8?q?5s3JfwwcUTCmVPe0z/JCHvowS/PerRpiqGd/CcrDnROHvN6sdkgy5MIIeVeJZhgO7?= =?utf-8?q?1+zXI5eLA2O/I62gfHjPmek6HwgvQTXeMKA=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(1800799015)(376005)(7416005)(52116005)(366007)(921011)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?R6WjmpW/wBRL+cA1qhvMqy0KXseH?= =?utf-8?q?j+9ObYgYs+yqkwmKsiXN1yvI1+U1DRbLqWhhTUtCNnT9c30lUHMEpLE14VsuBM6Lt?= =?utf-8?q?cuFohOH3w2W1pvQwL36/qTCXSRIV2CNQX3G68UkDGzDK/as/oL2lyqEdevjE/uRHD?= =?utf-8?q?6U2jM9yO2ZNgO+YSwUtlCHQ4xEBerM/kRBbHIneWa/D4v82nVc7wmsimfriBzWOMi?= =?utf-8?q?FUJ0/8Q/gzxIPjAHvNfuF8F7ibZTgLV1QNZccaCRQ4X9gMqn0+UdB6H+XsvI+xZWL?= =?utf-8?q?+5zKsonWCOMnTLpVZQSKrq6nj8J/PTqAz1UilnKW4IjjA0MIdZuAZtIOwcGCi6Yyv?= =?utf-8?q?8qVP6Cth3xh7EowHItprdqZ0YZ12F9zKVoqSn5ltt6WcPIEKF32XRR2RYtdZxyPfF?= =?utf-8?q?JEkRKwfZHei0cpuVmhYTAyfqLU40bHIs1ziuLOd8tnoH8C2cmLHBP7G8gmHCDvIvq?= =?utf-8?q?U0/I3ijTmbyJPmcFP4h8ACj7kO1EHZGcSWOuMAKArUohvmOHqt93fZoSco0NrSVsL?= =?utf-8?q?LHzbrizCrtbZBtfHrBxtHOlGVUoDkk9/wUU8d8eyIJXWbFdgcMZ5HKi0DHomGdgDu?= =?utf-8?q?P3ur6hngx3GD708+8eadttncIKEKsLRv7mhoYEDtYjXYX/AmaC/jNuQAqSk/7n16j?= =?utf-8?q?50or2HdvBcr+oEJ/mhCAfGJDZa5XgaiMKFjy0kbafxKZcaJaZdg0zNsVmsBox8O9g?= =?utf-8?q?9TkmgO85m+lnqtkzLEZfk2ll1uMfkH/ITGjgTjz0b0KZ3R8jaCEi6Qt3nmDop/QhV?= =?utf-8?q?LFhmTY5e659XSDqaMzbXuXTZDk942X5PLI+BfT1zVfDoTeU8xueG71oOfg7lDah4j?= =?utf-8?q?SlSFPNH/kiyBLaP7RF8AMUmaANIRxb+1g17YFtBLwdYdS5QVTKzrWFo0kfawDwFF2?= =?utf-8?q?aBYyJCzxBgf+W6UGL+juM0U2Xp8wsTr1ToYZekIy80prf05fmrjQ1BD96aOwDgfws?= =?utf-8?q?lpRCyXyOJA2Jkoal5kkEtJKoXCMiTsE0zSehmCs52gj+bpFLAdyNLT7WRmDrA5PY6?= =?utf-8?q?uYXCPKa2NkwUttNfZDdLhbvimz/DU3bfvR4ybr/jsbl1mvKHkzfVNqJQr7oavnsui?= =?utf-8?q?3OsoMRLuuhs8XV77Egnr8SgjR3GWRZMsi0my3s/qvFbs4aZWQ3vav5YaF3X0U3QSI?= =?utf-8?q?S33JHh/U/uXzR+ePvjXR9l8msn98nu5txvU2TXrzs9TZ+UZS7V0m++lNmpFpux3c2?= =?utf-8?q?ROqZxzIgOiPxvBoKdc3iaScS35sk3ML/1qmsJ+28jquX/HIyewtg+s4NofG2wR6L2?= =?utf-8?q?edZEToExFnKH8+bQmvnYgL58FaEvLkWZ73IMTfEprN9mBMtR/R7IQOa9bLtXZFQGX?= =?utf-8?q?Flg1vD+/ehF7QAMnzDaEJrEmKefOxRHXpJ1SjUdXO3CO1BCRfe+8cj6LMzYWZNJK6?= =?utf-8?q?fG7PDJR3U4tj+4eUy4ORjx270HpYhrM/S2GfMSzHKUSzcJikxViQ3V9UQ6jpILna/?= =?utf-8?q?w/8IbZI1qpPbbH7y+sp8ak86fDdeh7vH1NYVHXPIA/yDfIWcMG2zNyxwbWZ0cnKtv?= =?utf-8?q?8WghoHolkwZW?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4c11f36d-28db-4f78-fb4b-08dc6ec624a5 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 May 2024 18:47:27.8307 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: c252wehaEyfmzzF57iSFhRpekzgJm51HrBSbR8OZmfSrsJxa7U5hgFfwlnGuEt8GWebUo7oaz4xEgTCLIiyCIg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR04MB9636 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240507_120232_265542_AF448D89 X-CRM114-Status: GOOD ( 16.33 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Richard Zhu Implement i.MX8Q (i.MX8QM, i.MX8QXP, and i.MX8DXL) PCIe RC support. While the controller resembles that of iMX8MP, the PHY differs significantly. Notably, there's a distinction between PCI bus addresses and CPU addresses. Introduce IMX_PCIE_FLAG_CPU_ADDR_FIXUP in drvdata::flags to indicate driver need the cpu_addr_fixup() callback to facilitate CPU address to PCI bus address conversion according to "range" property. Signed-off-by: Richard Zhu Signed-off-by: Frank Li --- drivers/pci/controller/dwc/pci-imx6.c | 35 +++++++++++++++++++++++++++++++++++ 1 file changed, 35 insertions(+) diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c index df623977d8fe6..a5af3e874613d 100644 --- a/drivers/pci/controller/dwc/pci-imx6.c +++ b/drivers/pci/controller/dwc/pci-imx6.c @@ -82,6 +82,7 @@ enum imx_pcie_variants { IMX8MQ, IMX8MM, IMX8MP, + IMX8Q, IMX95, IMX8MQ_EP, IMX8MM_EP, @@ -98,6 +99,7 @@ enum imx_pcie_variants { #define IMX_PCIE_FLAG_HAS_SERDES BIT(6) #define IMX_PCIE_FLAG_SUPPORT_64BIT BIT(7) #define IMX_PCIE_FLAG_MONITOR_DEV BIT(8) +#define IMX_PCIE_FLAG_CPU_ADDR_FIXUP BIT(9) #define imx_check_flag(pci, val) (pci->drvdata->flags & val) @@ -1091,6 +1093,22 @@ static void imx_pcie_host_exit(struct dw_pcie_rp *pp) regulator_disable(imx_pcie->vpcie); } +static u64 imx_pcie_cpu_addr_fixup(struct dw_pcie *pcie, u64 cpu_addr) +{ + struct imx_pcie *imx_pcie = to_imx_pcie(pcie); + struct dw_pcie_rp *pp = &pcie->pp; + struct resource_entry *entry; + unsigned int offset; + + if (!(imx_pcie->drvdata->flags & IMX_PCIE_FLAG_CPU_ADDR_FIXUP)) + return cpu_addr; + + entry = resource_list_first_type(&pp->bridge->windows, IORESOURCE_MEM); + offset = entry->offset; + + return (cpu_addr - offset); +} + static const struct dw_pcie_host_ops imx_pcie_host_ops = { .init = imx_pcie_host_init, .deinit = imx_pcie_host_exit, @@ -1099,6 +1117,7 @@ static const struct dw_pcie_host_ops imx_pcie_host_ops = { static const struct dw_pcie_ops dw_pcie_ops = { .start_link = imx_pcie_start_link, .stop_link = imx_pcie_stop_link, + .cpu_addr_fixup = imx_pcie_cpu_addr_fixup, }; static void imx_pcie_ep_init(struct dw_pcie_ep *ep) @@ -1599,6 +1618,13 @@ static int imx_pcie_probe(struct platform_device *pdev) if (ret < 0) return ret; + if (imx_check_flag(imx_pcie, IMX_PCIE_FLAG_CPU_ADDR_FIXUP)) { + if (!resource_list_first_type(&pci->pp.bridge->windows, IORESOURCE_MEM)) { + dw_pcie_host_deinit(&pci->pp); + return dev_err_probe(dev, -EINVAL, "DTS Miss PCI memory range"); + } + } + if (pci_msi_enabled()) { u8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_MSI); @@ -1623,6 +1649,7 @@ static const char * const imx6q_clks[] = {"pcie_bus", "pcie", "pcie_phy"}; static const char * const imx8mm_clks[] = {"pcie_bus", "pcie", "pcie_aux"}; static const char * const imx8mq_clks[] = {"pcie_bus", "pcie", "pcie_phy", "pcie_aux"}; static const char * const imx6sx_clks[] = {"pcie_bus", "pcie", "pcie_phy", "pcie_inbound_axi"}; +static const char * const imx8q_clks[] = {"mstr", "slv", "dbi"}; static const struct imx_pcie_drvdata drvdata[] = { [IMX6Q] = { @@ -1726,6 +1753,13 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, .set_ref_clk = imx8mm_pcie_set_ref_clk, }, + [IMX8Q] = { + .variant = IMX8Q, + .flags = IMX_PCIE_FLAG_HAS_PHYDRV | + IMX_PCIE_FLAG_CPU_ADDR_FIXUP, + .clk_names = imx8q_clks, + .clks_cnt = ARRAY_SIZE(imx8q_clks), + }, [IMX95] = { .variant = IMX95, .flags = IMX_PCIE_FLAG_HAS_SERDES | @@ -1804,6 +1838,7 @@ static const struct of_device_id imx_pcie_of_match[] = { { .compatible = "fsl,imx8mq-pcie", .data = &drvdata[IMX8MQ], }, { .compatible = "fsl,imx8mm-pcie", .data = &drvdata[IMX8MM], }, { .compatible = "fsl,imx8mp-pcie", .data = &drvdata[IMX8MP], }, + { .compatible = "fsl,imx8q-pcie", .data = &drvdata[IMX8Q], }, { .compatible = "fsl,imx95-pcie", .data = &drvdata[IMX95], }, { .compatible = "fsl,imx8mq-pcie-ep", .data = &drvdata[IMX8MQ_EP], }, { .compatible = "fsl,imx8mm-pcie-ep", .data = &drvdata[IMX8MM_EP], },