From patchwork Tue May 28 19:39:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13677282 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id AF30DC25B78 for ; Tue, 28 May 2024 19:41:27 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Cc:To:In-Reply-To: References:Message-Id:Subject:Date:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=KxcYKqFCjZtw73pF16fiOS/yI/zwlQwh1gLa+RLgisI=; b=CStDubPeTJf8TyN4w7vPIA23PR 6CADMfj0pNkbDA2PV9fhHR9TD49jRGEWhlKGAjt3fqptECXFo5N8zCD2jPccBTL+X27Ryj7LDAbNL /lzNI8L7lbLZFvG3SWoWKqp7DLSH2AoKwHkxzcHne30yUdIi8A3/HdffIDuSbe6mqH5w2aDeeKzUc ruvYEAZO7GcW+gryzQi0wXeapvSXyHd34y//2I+DldfgpOa9HL+iZimCCMxEOG8z2dQZR+5wvrnEJ NGp70XVNSdnF8WwuvQDjfKqx6bbHl33KuxzNob5e6KeuEsa1ecPmnqlll2/WBPYRHRQhppKRCUnNh ko7Drxng==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sC2h7-00000001r05-3zn0; Tue, 28 May 2024 19:41:13 +0000 Received: from mail-vi1eur05on20601.outbound.protection.outlook.com ([2a01:111:f403:2613::601] helo=EUR05-VI1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sC2gZ-00000001qQF-0cn7 for linux-arm-kernel@lists.infradead.org; Tue, 28 May 2024 19:40:46 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=DzN6BUiqBXaKGAE3JUap2LmC6R3stJvbhsJLr4Pg/7d3kaBPzXcpTFQjT4dqk3EHRxXCukBuqiJ4Rz2T2oPs1y8xY4n3jGfSKMzTVnu28upoLIDZCHFY1jE+ffLQXhdV5qQW6r/Lr4/IohKi7y+EApo8xYEGh89Hoa69E9xvFmfe4MYy1IV7ZiVqTz/Eu/jDQfvzCOSwkzZi1ECZsPTUAeoU90H93t++gji51WYOg7eiPKaE8RkqgxHrSwdPmxA7a6QcKpQc6B1PY7ZgLMOf/A7BNDKSLTQJ7AvLmXoPDYCtwviSVpQmVaXilqLUbWU2IK++e5zUQFqrbEiRn/4QAg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sC3OeN8RuPZv2SL4sTYPyf2DdoTtNb7wVHnPKUFLeOU=; b=cwh0c3Pq/CHDuOhft1DsKJ5KwA55Q+mIYJS93mbYIB6WWQ0dayyyGbnc8/V7DR/Jn+JUesF37dxRhtho9vKLXXj+U2boyVAjs2+XcIDJYXNl1d+fADfaS7PWgQEDMxxtLoaqOeqxPPKcpBBSpqeDhcIRuxgAff43Fjd76LTJ1o8yJfOZrxt8piaFrGbeYKXFRm+XOWQE1J25ZIRaUJBb7i3KMrXEySMXJzr9/rhPeyOT6QJ19KsA+v5LvVaPBm2A3aDiHORsEQykEDeg5xOonjdbkk5mxwpIGhMoZbWmPmL5OlmwWGJwXbk1CZJQam3olkL7ljCCxa0rmZ4oT0Rdnw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sC3OeN8RuPZv2SL4sTYPyf2DdoTtNb7wVHnPKUFLeOU=; b=lLpdlxGQQWxWIYykn2Qa9QkudyjbFKIG0O7ZF1ZIhM7sFWZYZu8pFCUM3q+MDyxJMBSKMUm9l8ovSHChbcA7TdssajTafYtBuuFmLsUoZDBbesWfHuGU4VO+DH67ubdQoLx6nfithOPpB4efbhvOEAn9ouJgr7Vss/UTo5zsJP0= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by PAXPR04MB8655.eurprd04.prod.outlook.com (2603:10a6:102:21e::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7611.30; Tue, 28 May 2024 19:40:35 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%2]) with mapi id 15.20.7611.016; Tue, 28 May 2024 19:40:35 +0000 From: Frank Li Date: Tue, 28 May 2024 15:39:25 -0400 Subject: [PATCH v5 12/12] PCI: imx6: Add i.MX8Q PCIe root complex (RC) support Message-Id: <20240528-pci2_upstream-v5-12-750aa7edb8e2@nxp.com> References: <20240528-pci2_upstream-v5-0-750aa7edb8e2@nxp.com> In-Reply-To: <20240528-pci2_upstream-v5-0-750aa7edb8e2@nxp.com> To: Richard Zhu , Lucas Stach , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Philipp Zabel , Liam Girdwood , Mark Brown , Manivannan Sadhasivam , Krzysztof Kozlowski , Conor Dooley Cc: linux-pci@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, bpf@vger.kernel.org, devicetree@vger.kernel.org, Frank Li X-Mailer: b4 0.13-dev-e586c X-Developer-Signature: v=1; a=ed25519-sha256; t=1716925161; l=4309; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=DnYV5g+L/9C8UBBjY2j1EWTxEjBk72r1qGX5/5qY8s8=; b=nafkjeouL4yNTUHEZE68/rAO6X+XSX9GRj4hQIvrgpB+XcYpfm3f3weOO1EWfi+kdiYwOoi5g bVxawtsrgOzCTIKcEcUUWJGlg6m5sP5WRw2Ebhu0tkA8E8uKRVKgIgR X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: BYAPR05CA0021.namprd05.prod.outlook.com (2603:10b6:a03:c0::34) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|PAXPR04MB8655:EE_ X-MS-Office365-Filtering-Correlation-Id: 2de7c32c-c21a-4396-1c74-08dc7f4e0b46 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|376005|52116005|7416005|1800799015|366007|921011|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?fju5WsT5QUKrhhMIVeWPMtH2gQXqtSw?= =?utf-8?q?TkBDNnq57Ihieydqpr9yM1pwYsGRZ3u4TFec8DqGGbdEpfC6KVI8ziAaErsK4L9MO?= =?utf-8?q?dr2y6kU8w2oAnCblqk6/W3Bqq9eNSnoPaENA/7y+VdRprrVd5sHtQT+prHaqLxTh9?= =?utf-8?q?bGga53waZHOSwX5AVESNxNW2Jw+hDJbNnBWZL11706QW7heOCZGzYxa87LBubfqRB?= =?utf-8?q?j3SIRb5QAk54kSKX/hp+DXkYJEQ7J3sa2+RLwprXF2NsXcYlnZ3kr5X559ykpnNaI?= =?utf-8?q?fxaUPea/DCvOY/jANloy+AA4/J+/480eVRJyPDOxQaN2MznrlHx3yATMj/hHJOUGm?= =?utf-8?q?fmlb5HGdjD2Zbso1KiMGz/DGfT9NEM1qP5xFFjNb6ESeCLsd+Ie/zgb+iQJDnoeIe?= =?utf-8?q?O7mGI29qYv8s7LP8t7rLYVXPVZkt3EkSHbm7ArM7tlvXjkKCavOkxsSFBfGis+vFK?= =?utf-8?q?xeOKg814bOdDe9IumhP/KfBOqSl6IDYbiz8NgvQyZf7KlnY060g+0L73BuuV/X2Xw?= =?utf-8?q?whUJpUNAt7ijuxJN6XuR9XETYG/arZ+2LO0/nyWAjruAsLDhFwHCBaccolmlANI4w?= =?utf-8?q?MTNek1sdoYlDpEQJ+JRWUc2hlHx/KMndF4BGp0wrapYBR5h8EnqFURi2FWHADr5g2?= =?utf-8?q?YPcR1hDniRb6xG+8xVDqqrxQfgjSAVHrIFfwkK1o9UZIR63tZ9IopKbcIaIiE/5b1?= =?utf-8?q?xMjjIZAgKA7pxlVjhCM2rZW2kRE2QDsZzenBigrHHkQG0OME92ZtLERclLw/OMvVN?= =?utf-8?q?VE2OLYcuidhuPsCXTwSk6MjyOPU/OreIr49sJtOpervPSb+teUTtSPcdUSOSQkjgI?= =?utf-8?q?POq6GCtZu3mC4nw6Ku/ibOT4MdqwQQpho/6Cyh3AbPuTTlWYVQP+ktVw9fkXPWaa3?= =?utf-8?q?GwcoMm8xtVoKG93jrtEvZviwPWi+5wtgzGJuhkFD46uUbP5a7oiHQ/ODD81mWYKIJ?= =?utf-8?q?bK5l2DUZN52AUaApqjWwubwO4PJU+NfOQJhP8lo8a60EB/jwNM5Czh94PLLbf2QYu?= =?utf-8?q?Q/C5KMOKb27Xh/gY3q44zQFE3kqYXWCmKYhotOFV1fDM09jINQODh7T2fZKxmK89o?= =?utf-8?q?MyAVExx2i5sco9C43TCVVLk/bJI7mMSTmoGyvAbQWPnzEvcvwlcoknlmqJz2wDcvZ?= =?utf-8?q?A6dyQkhft1kmue1GDJHmTTxOROmD+7O1wxHCMDVQ1atcB6baTH/od94swM7VJ/xQM?= =?utf-8?q?8A3wvXRKYSZBgpLhV9TPNrriIstAikvm4uv14px6iuqUG92RolV5xQXFFiTP2nqUg?= =?utf-8?q?8Q2jDtHY7P1FiQjem7abu6+7XqYTDCZ/6cw=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(376005)(52116005)(7416005)(1800799015)(366007)(921011)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?vixc5RDOqg+ZgB+uUttj/xBYuWpj?= =?utf-8?q?y+N9nOaFMyKkAL2GL7LwHHKLUb+25YCNVeByFjp5qbxYqrlTm4G7zbvcYufa5uAxn?= =?utf-8?q?T7ZhPxq2Lu2Bo7tveIKtP7FCpMdeWTk+2eAJ/8Oouj+8IZ26GUnw1Er+ZVcWW6tM1?= =?utf-8?q?swwLMopsu2hY+1xwqRi3DYLnyJYohmS+A/js/+cAtRcIW8TBSrOnzIDY+Div+bQx6?= =?utf-8?q?Lgxpr7CyzkkA2WIC4RCIFxf5JZpxmEiH77lQFSDpoqA++MmGe+l1mS1OlJCxl2noF?= =?utf-8?q?hO5u8pYRtzmKfrsYlESWkE+qcq29xgXnlgv+jC8sXB4U8ueUSf8NJ58J8dB7+Cnrr?= =?utf-8?q?yu+2w8XiM4DsQcLpVkAVnSyGGAAYkOpfJeYM/eqVtg9fIdLb9F6cAhIsHgm61jLnA?= =?utf-8?q?NhjxT/eHkTi5EZOuCHutoqMviEn52qTPlkcXKmPbe/xGt957CgEG9bOcbDLuKvW3S?= =?utf-8?q?boMgAkTRt/MpBCRJjejFQjDHvZorvyqoKSb25tp/UJ2O1jdkLLWtVMKTtf/J1jc+4?= =?utf-8?q?OxgaUN5vIf1yoLNxIJiLy4xulyz2Y4xgiJHlcTSp+9hL9BaGk+4zOn0CrY9brgeeZ?= =?utf-8?q?1+1Dkd3/vGoFqJRRkDI1VSVJQ5AHH9C56uv720tutzI2XgBxL5DAg6K0CmbzstCOr?= =?utf-8?q?2N0mgcHm3hc2iao/QntePSFxva2TgxmKehjXoLSvtWWvq7ZCGm8A4+zu/bMjc+Rdz?= =?utf-8?q?RZmRq3twy5YSdQzLy8MMwDd0OnsMiQPUPJIZcRxKU7F2vSccPBH7Ked1FSog3aDlG?= =?utf-8?q?SfqWAx9Qf8y4UdsHxKYW/xqvh7MGNjx2+xgQ+b/VMjmzc2ROoj1+ROiDODkTcIBXy?= =?utf-8?q?LIT7uw0gymEPEQv1xB0NLkrrdcU5X/9wJeXC39mxPcquYxKJa90vPbjOqiKiY7lzj?= =?utf-8?q?p5jQoujTWOKDAfVvSC/ULJVocYgg9Q0eqbpmyEsRCCzNISh0fKTwAC8LMpGpK/KrA?= =?utf-8?q?BZAUUfT99ZEblMANU5QvQbylLMSMBuBheAG6mT+NRaaSU1i8IYqY8rT5qitgWl9om?= =?utf-8?q?fJ1UZ7rUk16DwwBDxTxEWryZzKSNwOZq/l7TbGJN9KFzldLLWF59dLRBkfLBmcoj0?= =?utf-8?q?GriTScJ4ZhBAycigyK/tuGadBNqSLlSoszirzt7RVJEOtvF85QYPz7lTshO4FtFyY?= =?utf-8?q?b97+/KSm5srbQUhwXGvFF7P/EKGrO9zEKo0jooKFtcBfh7LvyXkfasQQJtMzJWIwK?= =?utf-8?q?aoKRznrZ3diAyupjiMaF6Kdr6l+L/1pifdKgBFUAqbzMMFZ1xtPA2tAZODHlqstxZ?= =?utf-8?q?WSjlO42UWt3wMMhkUG2MEH1oPwi54kKHQICgC8I86ZHznSz+JuzthcheJTN1uK62D?= =?utf-8?q?6Z2Hl+Y8Lcydu7aqhQk61JcM5f/NT63Wh6wMNmHfjRCklTWmZ56fjpUsDQDHCeP4w?= =?utf-8?q?5PStE1pKJSEKUZ00LdCYdNimrNZZztkj1rFyqdtJLa2Fd4VHMIQg1VPb2/+mT5pSX?= =?utf-8?q?20JHatsQIKLb1LsymPVyW3aRjC9fYBdxbL1th5cn4eTMJBxkfaU2QDJU=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2de7c32c-c21a-4396-1c74-08dc7f4e0b46 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 May 2024 19:40:35.3963 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: eeZ7FL5p46O0AlHYHM5QxEf0dM3OpQbI/0cE8o3pMJQSdqTlybTqJkgYtsOidld5xxkDnmfV0tO3uHUzujFOUA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8655 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240528_124039_590619_83632AEC X-CRM114-Status: GOOD ( 16.22 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Richard Zhu Implement i.MX8Q (i.MX8QM, i.MX8QXP, and i.MX8DXL) PCIe RC support. While the controller resembles that of iMX8MP, the PHY differs significantly. Notably, there's a distinction between PCI bus addresses and CPU addresses. Introduce IMX_PCIE_FLAG_CPU_ADDR_FIXUP in drvdata::flags to indicate driver need the cpu_addr_fixup() callback to facilitate CPU address to PCI bus address conversion according to "range" property. Signed-off-by: Richard Zhu Signed-off-by: Frank Li --- drivers/pci/controller/dwc/pci-imx6.c | 35 +++++++++++++++++++++++++++++++++++ 1 file changed, 35 insertions(+) diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c index 5a725ef6ed0cb..62713a0e381fc 100644 --- a/drivers/pci/controller/dwc/pci-imx6.c +++ b/drivers/pci/controller/dwc/pci-imx6.c @@ -81,6 +81,7 @@ enum imx_pcie_variants { IMX8MQ, IMX8MM, IMX8MP, + IMX8Q, IMX95, IMX8MQ_EP, IMX8MM_EP, @@ -97,6 +98,7 @@ enum imx_pcie_variants { #define IMX_PCIE_FLAG_HAS_SERDES BIT(6) #define IMX_PCIE_FLAG_SUPPORT_64BIT BIT(7) #define IMX_PCIE_FLAG_MONITOR_DEV BIT(8) +#define IMX_PCIE_FLAG_CPU_ADDR_FIXUP BIT(9) #define imx_check_flag(pci, val) (pci->drvdata->flags & val) @@ -1086,6 +1088,22 @@ static void imx_pcie_host_exit(struct dw_pcie_rp *pp) regulator_disable(imx_pcie->vpcie); } +static u64 imx_pcie_cpu_addr_fixup(struct dw_pcie *pcie, u64 cpu_addr) +{ + struct imx_pcie *imx_pcie = to_imx_pcie(pcie); + struct dw_pcie_rp *pp = &pcie->pp; + struct resource_entry *entry; + unsigned int offset; + + if (!(imx_pcie->drvdata->flags & IMX_PCIE_FLAG_CPU_ADDR_FIXUP)) + return cpu_addr; + + entry = resource_list_first_type(&pp->bridge->windows, IORESOURCE_MEM); + offset = entry->offset; + + return (cpu_addr - offset); +} + static const struct dw_pcie_host_ops imx_pcie_host_ops = { .init = imx_pcie_host_init, .deinit = imx_pcie_host_exit, @@ -1094,6 +1112,7 @@ static const struct dw_pcie_host_ops imx_pcie_host_ops = { static const struct dw_pcie_ops dw_pcie_ops = { .start_link = imx_pcie_start_link, .stop_link = imx_pcie_stop_link, + .cpu_addr_fixup = imx_pcie_cpu_addr_fixup, }; static void imx_pcie_ep_init(struct dw_pcie_ep *ep) @@ -1593,6 +1612,13 @@ static int imx_pcie_probe(struct platform_device *pdev) if (ret < 0) return ret; + if (imx_check_flag(imx_pcie, IMX_PCIE_FLAG_CPU_ADDR_FIXUP)) { + if (!resource_list_first_type(&pci->pp.bridge->windows, IORESOURCE_MEM)) { + dw_pcie_host_deinit(&pci->pp); + return dev_err_probe(dev, -EINVAL, "DTS Miss PCI memory range"); + } + } + if (pci_msi_enabled()) { u8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_MSI); @@ -1617,6 +1643,7 @@ static const char * const imx6q_clks[] = {"pcie_bus", "pcie", "pcie_phy"}; static const char * const imx8mm_clks[] = {"pcie_bus", "pcie", "pcie_aux"}; static const char * const imx8mq_clks[] = {"pcie_bus", "pcie", "pcie_phy", "pcie_aux"}; static const char * const imx6sx_clks[] = {"pcie_bus", "pcie", "pcie_phy", "pcie_inbound_axi"}; +static const char * const imx8q_clks[] = {"mstr", "slv", "dbi"}; static const struct imx_pcie_drvdata drvdata[] = { [IMX6Q] = { @@ -1720,6 +1747,13 @@ static const struct imx_pcie_drvdata drvdata[] = { .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, .set_ref_clk = imx8mm_pcie_set_ref_clk, }, + [IMX8Q] = { + .variant = IMX8Q, + .flags = IMX_PCIE_FLAG_HAS_PHYDRV | + IMX_PCIE_FLAG_CPU_ADDR_FIXUP, + .clk_names = imx8q_clks, + .clks_cnt = ARRAY_SIZE(imx8q_clks), + }, [IMX95] = { .variant = IMX95, .flags = IMX_PCIE_FLAG_HAS_SERDES | @@ -1798,6 +1832,7 @@ static const struct of_device_id imx_pcie_of_match[] = { { .compatible = "fsl,imx8mq-pcie", .data = &drvdata[IMX8MQ], }, { .compatible = "fsl,imx8mm-pcie", .data = &drvdata[IMX8MM], }, { .compatible = "fsl,imx8mp-pcie", .data = &drvdata[IMX8MP], }, + { .compatible = "fsl,imx8q-pcie", .data = &drvdata[IMX8Q], }, { .compatible = "fsl,imx95-pcie", .data = &drvdata[IMX95], }, { .compatible = "fsl,imx8mq-pcie-ep", .data = &drvdata[IMX8MQ_EP], }, { .compatible = "fsl,imx8mm-pcie-ep", .data = &drvdata[IMX8MM_EP], },