Message ID | 20240628005729.119871-1-marex@denx.de (mailing list archive) |
---|---|
State | New |
Headers | show |
Series | [v2] ARM: dts: stm32: Add ethernet support for DH STM32MP13xx DHCOR DHSBC board | expand |
Hi Marek On 6/28/24 02:57, Marek Vasut wrote: > Add ethernet support for the DH STM32MP13xx DHCOR DHSBC carrier board. > This carrier board is populated with two gigabit ethernet ports and two > Realtek RTL8211F PHYs, both are described in this DT patch. > > Signed-off-by: Marek Vasut <marex@denx.de> I already applied series which add the ETH support in mp13 DH board. Can you please resend a patch which only add the nvmem efuse stuff please ? Alex > --- > Cc: Alexandre Torgue <alexandre.torgue@foss.st.com> > Cc: Christophe Roullier <christophe.roullier@foss.st.com> > Cc: Conor Dooley <conor+dt@kernel.org> > Cc: Krzysztof Kozlowski <krzk+dt@kernel.org> > Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> > Cc: Rob Herring <robh@kernel.org> > Cc: devicetree@vger.kernel.org > Cc: kernel@dh-electronics.com > Cc: linux-arm-kernel@lists.infradead.org > Cc: linux-stm32@st-md-mailman.stormreply.com > --- > V2: Fold ARM: dts: stm32: Add phandle to nvmem efuse into STM32MP13xx ethernet > DT node into this patch and make the nvmem-cells/nvmem-cell-names specific > to this board > --- > .../boot/dts/st/stm32mp135f-dhcor-dhsbc.dts | 60 +++++++++++++++++++ > 1 file changed, 60 insertions(+) > > diff --git a/arch/arm/boot/dts/st/stm32mp135f-dhcor-dhsbc.dts b/arch/arm/boot/dts/st/stm32mp135f-dhcor-dhsbc.dts > index 5f4f6b6e427a5..3cc9ad88d61bc 100644 > --- a/arch/arm/boot/dts/st/stm32mp135f-dhcor-dhsbc.dts > +++ b/arch/arm/boot/dts/st/stm32mp135f-dhcor-dhsbc.dts > @@ -22,6 +22,8 @@ / { > "st,stm32mp135"; > > aliases { > + ethernet0 = ðernet1; > + ethernet1 = ðernet2; > serial2 = &usart1; > serial3 = &usart2; > }; > @@ -72,6 +74,64 @@ channel@12 { > }; > }; > > +ðernet1 { > + nvmem-cell-names = "mac-address"; > + nvmem-cells = <ðernet_mac1_address>; > + phy-handle = <ðphy1>; > + phy-mode = "rgmii-id"; > + pinctrl-0 = <ð1_rgmii_pins_a>; > + pinctrl-1 = <ð1_rgmii_sleep_pins_a>; > + pinctrl-names = "default", "sleep"; > + st,ext-phyclk; > + status = "okay"; > + > + mdio { > + #address-cells = <1>; > + #size-cells = <0>; > + compatible = "snps,dwmac-mdio"; > + > + ethphy1: ethernet-phy@1 { > + /* RTL8211F */ > + compatible = "ethernet-phy-id001c.c916"; > + interrupt-parent = <&gpiog>; > + interrupts = <12 IRQ_TYPE_LEVEL_LOW>; > + reg = <1>; > + reset-assert-us = <15000>; > + reset-deassert-us = <55000>; > + reset-gpios = <&gpioa 11 GPIO_ACTIVE_LOW>; > + }; > + }; > +}; > + > +ðernet2 { > + nvmem-cell-names = "mac-address"; > + nvmem-cells = <ðernet_mac2_address>; > + phy-handle = <ðphy2>; > + phy-mode = "rgmii-id"; > + pinctrl-0 = <ð2_rgmii_pins_a>; > + pinctrl-1 = <ð2_rgmii_sleep_pins_a>; > + pinctrl-names = "default", "sleep"; > + st,ext-phyclk; > + status = "okay"; > + > + mdio { > + #address-cells = <1>; > + #size-cells = <0>; > + compatible = "snps,dwmac-mdio"; > + > + ethphy2: ethernet-phy@1 { > + /* RTL8211F */ > + compatible = "ethernet-phy-id001c.c916"; > + interrupt-parent = <&gpiog>; > + interrupts = <15 IRQ_TYPE_LEVEL_LOW>; > + reg = <1>; > + reset-assert-us = <15000>; > + reset-deassert-us = <55000>; > + reset-gpios = <&gpiog 8 GPIO_ACTIVE_LOW>; > + }; > + }; > +}; > + > &gpioa { > gpio-line-names = "", "", "", "", > "", "DHSBC_USB_PWR_CC1", "", "",
On 6/28/24 8:44 AM, Alexandre TORGUE wrote: > Hi Marek Hi, > On 6/28/24 02:57, Marek Vasut wrote: >> Add ethernet support for the DH STM32MP13xx DHCOR DHSBC carrier board. >> This carrier board is populated with two gigabit ethernet ports and two >> Realtek RTL8211F PHYs, both are described in this DT patch. >> >> Signed-off-by: Marek Vasut <marex@denx.de> > > I already applied series which add the ETH support in mp13 DH board. Can > you please resend a patch which only add the nvmem efuse stuff please ? Done in [PATCH] ARM: dts: stm32: Add ethernet MAC nvmem cells to DH STM32MP13xx DHCOR DHSBC board .
diff --git a/arch/arm/boot/dts/st/stm32mp135f-dhcor-dhsbc.dts b/arch/arm/boot/dts/st/stm32mp135f-dhcor-dhsbc.dts index 5f4f6b6e427a5..3cc9ad88d61bc 100644 --- a/arch/arm/boot/dts/st/stm32mp135f-dhcor-dhsbc.dts +++ b/arch/arm/boot/dts/st/stm32mp135f-dhcor-dhsbc.dts @@ -22,6 +22,8 @@ / { "st,stm32mp135"; aliases { + ethernet0 = ðernet1; + ethernet1 = ðernet2; serial2 = &usart1; serial3 = &usart2; }; @@ -72,6 +74,64 @@ channel@12 { }; }; +ðernet1 { + nvmem-cell-names = "mac-address"; + nvmem-cells = <ðernet_mac1_address>; + phy-handle = <ðphy1>; + phy-mode = "rgmii-id"; + pinctrl-0 = <ð1_rgmii_pins_a>; + pinctrl-1 = <ð1_rgmii_sleep_pins_a>; + pinctrl-names = "default", "sleep"; + st,ext-phyclk; + status = "okay"; + + mdio { + #address-cells = <1>; + #size-cells = <0>; + compatible = "snps,dwmac-mdio"; + + ethphy1: ethernet-phy@1 { + /* RTL8211F */ + compatible = "ethernet-phy-id001c.c916"; + interrupt-parent = <&gpiog>; + interrupts = <12 IRQ_TYPE_LEVEL_LOW>; + reg = <1>; + reset-assert-us = <15000>; + reset-deassert-us = <55000>; + reset-gpios = <&gpioa 11 GPIO_ACTIVE_LOW>; + }; + }; +}; + +ðernet2 { + nvmem-cell-names = "mac-address"; + nvmem-cells = <ðernet_mac2_address>; + phy-handle = <ðphy2>; + phy-mode = "rgmii-id"; + pinctrl-0 = <ð2_rgmii_pins_a>; + pinctrl-1 = <ð2_rgmii_sleep_pins_a>; + pinctrl-names = "default", "sleep"; + st,ext-phyclk; + status = "okay"; + + mdio { + #address-cells = <1>; + #size-cells = <0>; + compatible = "snps,dwmac-mdio"; + + ethphy2: ethernet-phy@1 { + /* RTL8211F */ + compatible = "ethernet-phy-id001c.c916"; + interrupt-parent = <&gpiog>; + interrupts = <15 IRQ_TYPE_LEVEL_LOW>; + reg = <1>; + reset-assert-us = <15000>; + reset-deassert-us = <55000>; + reset-gpios = <&gpiog 8 GPIO_ACTIVE_LOW>; + }; + }; +}; + &gpioa { gpio-line-names = "", "", "", "", "", "DHSBC_USB_PWR_CC1", "", "",
Add ethernet support for the DH STM32MP13xx DHCOR DHSBC carrier board. This carrier board is populated with two gigabit ethernet ports and two Realtek RTL8211F PHYs, both are described in this DT patch. Signed-off-by: Marek Vasut <marex@denx.de> --- Cc: Alexandre Torgue <alexandre.torgue@foss.st.com> Cc: Christophe Roullier <christophe.roullier@foss.st.com> Cc: Conor Dooley <conor+dt@kernel.org> Cc: Krzysztof Kozlowski <krzk+dt@kernel.org> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Cc: Rob Herring <robh@kernel.org> Cc: devicetree@vger.kernel.org Cc: kernel@dh-electronics.com Cc: linux-arm-kernel@lists.infradead.org Cc: linux-stm32@st-md-mailman.stormreply.com --- V2: Fold ARM: dts: stm32: Add phandle to nvmem efuse into STM32MP13xx ethernet DT node into this patch and make the nvmem-cells/nvmem-cell-names specific to this board --- .../boot/dts/st/stm32mp135f-dhcor-dhsbc.dts | 60 +++++++++++++++++++ 1 file changed, 60 insertions(+)