From patchwork Mon Jul 1 15:03:29 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13718280 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id F2CDCC2BD09 for ; Mon, 1 Jul 2024 15:05:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:MIME-Version:Cc:To: In-Reply-To:References:Message-Id:Content-Transfer-Encoding:Content-Type: Subject:Date:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=25zwrmqAnqe6n4EfLpGkvyNw1oS186ZzdjMTpqcd9/0=; b=Ab4EfhD2ELQk/l8LZJrSJJATBe KWLPLfpm6s4XuzsX72N9zSU4SSntrHSkmuvrNpWUSw2v86vcojQv/Gsaae/usbVIoobSdJQhAkZDn n1z/eMSuk265aO5cX2XPvhg0FMxwnLgK/1mhEzDlL/jEeozT0Avov32UdjxKa7H884ftnRGz3REHD XTevSuZfiAvwpogdSHIDzRTcasqCYkekkIDG+VNWSJcwiyyOJcIa9xjXBaj8lhRWcvACcFHghkMrZ FTi5mt1p7sYqbPPsYZZZsRRNjgKC/5bH94v0bebfVE3IEm9AiuKAvZFdcB7Hz2GgCecuiLltPzic6 BZkfM7Aw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sOIaP-00000003r4k-20pl; Mon, 01 Jul 2024 15:04:57 +0000 Received: from mail-am6eur05on20630.outbound.protection.outlook.com ([2a01:111:f403:2612::630] helo=EUR05-AM6-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sOIZZ-00000003qYm-0ScX for linux-arm-kernel@lists.infradead.org; Mon, 01 Jul 2024 15:04:06 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=G7+uAwEvG7pxw5xsyc4ggEfCBQI0fXE30fDWMGRgK4/AwnZDTch0fT1S1wBeaENtT3CsZxjLcTRFT0o68FbWSUUpekfAPNp3NiA7+CiJ8BqMQvKXwKbSzG9t/5MOJVUUJ0TISQZQEwdoT4RkSeYkWbU7qQrprbEuPfLWDJydxtQZJbgGkujS8AAJUmtj/EOsomkPBhC/Q+T65uzgvUJ8niKYoYeYLSJp/nxqyQN2BLazgGkEAJQLFRsxZr/wXaYAjuxzOTg6cHO3AvhqCBjjNV60+blB1f3/FFM4EefYUwzyK74gkY2qacRGQsS1RgSgllnJFthai/9ylSCPgIWitw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=25zwrmqAnqe6n4EfLpGkvyNw1oS186ZzdjMTpqcd9/0=; b=GbOsL5rcljW3mXa5ADTth5/yjTHylV/SA2DALhQrQKkJBuCu2+uzQRb4ax14wovASdFkI+LEoOCnDVANZpetVEYix+XTSQj7ObPWUG8C1hT/FmrjhI3M2t840fS34KRz+tx1P8kb8Q0rCerUiYmSCQMMSNRjlR4Lo/yURgCvUdqrJaiN6qd5LonCe4lyl7uStImr46K0kBRY2C8UhPFa9k1/8A/lhaCIGJOP2pZ7yAwn4HMqn6IHW460PUAiNBE58cOAKxBN21aBQQex+dDWcrzZ24aFRE2GtJqzl9R1jFuaTgBZ6Ijc09LmrYkgD29+VSug37paaqOnLhnEUmxmJw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=25zwrmqAnqe6n4EfLpGkvyNw1oS186ZzdjMTpqcd9/0=; b=kdNREojCkUb5IaPUI56Ze8rp4rZbDQwMcYOjIG0XoveQcqNXXfLaOA8GH44gpBSzAGLrJ6ysn/dq/4xxQQdPTM9iRmtmdFYEc566LKVyas3es4PV3iRHTplE4lEuDQEjiJ2oSlkU11EH1lvW0+pHzASU+spawHD5r5Pj4hZ/7v8= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by AS8PR04MB8166.eurprd04.prod.outlook.com (2603:10a6:20b:3fa::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7719.32; Mon, 1 Jul 2024 15:03:57 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%2]) with mapi id 15.20.7719.022; Mon, 1 Jul 2024 15:03:57 +0000 From: Frank Li Date: Mon, 01 Jul 2024 11:03:29 -0400 Subject: [PATCH v4 3/8] arm64: dts: imx8: add basic mipi subsystem Message-Id: <20240701-imx8qm-dts-usb-v4-3-03cdbc8c44b6@nxp.com> References: <20240701-imx8qm-dts-usb-v4-0-03cdbc8c44b6@nxp.com> In-Reply-To: <20240701-imx8qm-dts-usb-v4-0-03cdbc8c44b6@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Dong Aisheng Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Frank Li X-Mailer: b4 0.13-dev-e586c X-Developer-Signature: v=1; a=ed25519-sha256; t=1719846224; l=9484; i=Frank.Li@nxp.com; s=20240130; h=from:subject:message-id; bh=fw3MksJyhAw68VsBYYaJc4HIrPQE9U5fFN5w0fbrnD0=; b=9NoztnyJdr21oQJBuCM58YEoSbJdrxz0YvblwNQW8299KrV4WDflptVQfGRzLDMRckYB4z59I f+k5Yd+rnTOAaiW1IVEPt5wIqyilp+JS6Nn0Cwe38j3CD9NP5PfJ4fR X-Developer-Key: i=Frank.Li@nxp.com; a=ed25519; pk=I0L1sDUfPxpAkRvPKy7MdauTuSENRq+DnA+G4qcS94Q= X-ClientProxiedBy: SJ0PR13CA0149.namprd13.prod.outlook.com (2603:10b6:a03:2c6::34) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|AS8PR04MB8166:EE_ X-MS-Office365-Filtering-Correlation-Id: 9e7e8b7a-c92c-4d21-d6b8-08dc99df0870 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|52116014|366016|376014|7416014|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?VDCtF0X/182ltosi7+ePg9PGjKuKmZ2?= =?utf-8?q?Fhj0ljss7ceHgmzLEBg6T6Yur2gvVyEqR9Nn8Pj2HwLjiuXlneBZRCr2CxpO0kBSp?= =?utf-8?q?TM//2MXLWriPC96ZQ73FM2iKMstmn7w21plLv9F2O1958yy2N1uTcs+/JOV3ZiMHZ?= =?utf-8?q?REDCr/2PYKCqUiARW5zjXS8fxC/60xKyGYCIOB0ePE7DoV15YCDy6jabq66i59Dpk?= =?utf-8?q?XpGYIWMz5AhuxWBvGh8NiyZ+UqGupUeCYV0zHuEN7anDXacOLnX1tyFz5fVKr17JP?= =?utf-8?q?GhG5gEa3bvohfqbK85ndpbF9VxuIO29PpJPOQAPYoSNk+byZGxMP3zA3iIdFu4njr?= =?utf-8?q?wX15XNK3N3AIHh6mS3kb1v/fUKmfIjkOskxX6rN14sBpqYzPrOTZbAVdENt85YxKf?= =?utf-8?q?Ry40WDh2qx+yH6kPGzrAdUJp/WMqmXkUS8cnyXy4dWJa2aPxozyM7nfXCJV48TmnF?= =?utf-8?q?hXn/p8HQ3M9tPfEClSruSmCXh1Q/V1U5mVu5ORIT66T1/VhXHDq5NfH9BGHa1fSKW?= =?utf-8?q?ePDLJbdg6chkoJq1o2Jk9tzZAp1m+pu/1knDObyuuqy1z+k13Ox5Zh50TyGDmCBHq?= =?utf-8?q?ajlGfMGbyVzQYQTKCWRwRYqkNHRDcVW5DepKSE4Lnz5mgPnerM0tu3bszSxA8S5zA?= =?utf-8?q?UKn7UokcUp+36cGicVwMcG9Y9aL/XgsCjNQIsVam+b4pdkLjKve4xMUfpgYBXNFj5?= =?utf-8?q?QEUjBRLnQY7YKQCgzh80R8G1w6JOBg6jqkGzNGFVw0EYizhe+7j4FxUxIITdSpQ2o?= =?utf-8?q?nKLoBsY3jY7Yu5dBYS9Tw7ebxingdO4ryZZuuKYA1cLaw3ssQVgwdDaDs7P/zteQv?= =?utf-8?q?4u01fF8325v1DB2katL/LCz+E09NejyShHTU1jn+GSCO+o5zECefbXkWGq+3emV5I?= =?utf-8?q?ntZNxfzANYfbJk/48W2YJrBbrQsuPvRc9Q+DdqwkNQPiSQujkNvPmxaBUncASbQJ7?= =?utf-8?q?X9GIWv+Gt7iNEUpRI6c7bQAS3NT93Xf6bfs2RMris5rGgGn8Qwtv1l8CMD1258Mzy?= =?utf-8?q?ax4i6wHKGFWF/7beQbpX1m8MebEdkeCUZTMf5aMccmzHgXIHdAsezVa0AyDxv+fEO?= =?utf-8?q?U3FZP6c1r3rEnADjrF5dHKs1CA27rFdZ3T2SbENcoEEobkmnl5tq5TM5+JN3ADR+7?= =?utf-8?q?on+9BovXtuviO0qCXO31/AHAuMtbjDGU91ftRv6lpNxLZ0mOT0Xm4yykHi/YmGMcs?= =?utf-8?q?PKATKZ4ueQ+hmmXHa2TfC8g7oYaDVV/RFPDpK7UZm3KfWW6J2BAe3x7HI4ZoVlrxr?= =?utf-8?q?1OYrfUQuoB8BigEOWSajGvqz0bPO/HYwja+eGJmUf806f9XcFwPVtCHQdllOiupex?= =?utf-8?q?aoQTDosD9KWEQB6yQA8VHPATDbo45lWfGg=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(52116014)(366016)(376014)(7416014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?cWg9yjwcpE43y4EiTn/k9LQPm590?= =?utf-8?q?uu4t1X1yqEkA/j5MqHuM1Wo6+IqDMN1i1tFYRrwE9rXrGew98hdwslq8IjEM0ivDl?= =?utf-8?q?UUYKuc5IRz+HScZi8E1Q/eIVyqcEs+thv2eqqUbu0ca/eSk3EfCDP87NCsFZHa6oz?= =?utf-8?q?QFVuk2917x287iaACON0+IkV8nLgNr7/HuUZ+veAX2bwsyrSkevrkedw598VW1hsd?= =?utf-8?q?u8vq3ypDfDLZv62xNUbJs8aA8/WCaz5SpPB8Z6T7xEQSJpl+OZ/q99Pq2luuXdJxO?= =?utf-8?q?XSAxGAciQx0yJFVMEEXL280cYhql+f3BRdfQlvtrkmZf5eqdmbc2eRdyg1rfdoZ39?= =?utf-8?q?DAQvRWJseLG/s2hLOPO54NzobtuBQ7aqRWWMsKhS01xRCEM+Vj4tCAA3tJfKWzM76?= =?utf-8?q?GPT0ECRTIjmAuaFIvfy1wxTHNOF2n7yqd0zJ16vbXK3iEUqNljhleeiWjra/SIwPE?= =?utf-8?q?N5neO173TgPlPBY9jGQlF6TMN4wGNW5E5v2Ims3TJa6UDkgrtYVM5tQhu2zQ2yfK+?= =?utf-8?q?Aw7WxRunWfzm8G2qPK8FUtfRT9VywQ++WNhm1Cru1WOoHosS9D5PxHhaHmYEmvBb5?= =?utf-8?q?YNZBeKCkofQ05izWHeqeHh46QWSojystDluQHYrfZi4Ml1L2GRFfUjTAPjwFSucZi?= =?utf-8?q?Dl2a9MGQbM6OPOQrVGLX3FcAI5APhFEaANv1cS5Cfm0Sa+zXHcTz8l9cw7bN4+3yD?= =?utf-8?q?myx2x2h8+cTyYaweLz1dWXaKxVsl6AgUH4b83PbQNn9fjqHtqMJzmXloWWppBF/xj?= =?utf-8?q?xRLx7T5sfLljL7C3tN85JSqS2WQr/464Dlk0Sx0N2w+B5JuMCDy8aOkGbjbbyecm2?= =?utf-8?q?E5qXKDO3ETfDM90qjS9VwzNCn0RAsLxEEemMyro4chWVkYdy27T6cH1uMYy6XTYME?= =?utf-8?q?x7kvcohP/uD1BNUZX+f4VLBKZR7V3EZR+4YzlOye/oj+Z44NlNlqVEiEFPQ5YjW9f?= =?utf-8?q?0ECCoqR1YRFW0LZnqMuJE9BonHb8pdL4y3ZoNbXv1VKmJo5QkVIujwMiwlKxnN0LZ?= =?utf-8?q?QJew4zFUbKsin4RJ7vfXStATD0cJCSB4T17z8/GfLn7wgLu/rOIXxgoyoXcki4uFz?= =?utf-8?q?A65cqRxD9zyebaHQSQKMJR8WylMnf1wAc7rLRjyYia3ObLzmIjnrk3TLRem/Jmlmz?= =?utf-8?q?QAibo8q0+vKQUW2PzXSuk/yxXOEr2E45fSL9nBLozhIK0PuYseP816emzo7KSXvYg?= =?utf-8?q?XVmaMoX9w7nrt2pwTrd+E2t+ZZDhSZSo4FJjILCAsBsWXmBcyvgmrow++0SHPIQP2?= =?utf-8?q?II6Hmc+zNnNpDT8dBG+OLBwqMRafvhkeD4Nt1IhAqt/riaZ9R+OMJepjL135SSJD6?= =?utf-8?q?LLq9N2w7t09uuBtmbnwE6uDGda8GnmR1AAZ0tqjvmTgODwo3D2u6grqO3SHSkqUht?= =?utf-8?q?QKxtMwGK2vNyliu/285F4XjbPxRp/OUGz8nUOzW4Injh9hSsRbzBSWyfggui2NetU?= =?utf-8?q?K7idLyNSt3nrsOQ9iysOPm8FPnB+O/iFBRunzYjc/PdOHh8ePvZNAFHk=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9e7e8b7a-c92c-4d21-d6b8-08dc99df0870 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Jul 2024 15:03:57.9281 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ChX1ZEnBiQ5BaqHYu1VB5EmFUwVdWToG/fsshHuyP4fRCW02gxWJ8KDi8rPg0ut7S3HcCUezgw2PIY+0PWN6Ng== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB8166 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240701_080405_202402_1F2EEAB3 X-CRM114-Status: GOOD ( 11.09 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add basic mipi subsystem for imx8qm and imx8qxp. Signed-off-by: Frank Li --- arch/arm64/boot/dts/freescale/imx8-ss-mipi0.dtsi | 130 +++++++++++++++++++++ arch/arm64/boot/dts/freescale/imx8-ss-mipi1.dtsi | 138 +++++++++++++++++++++++ 2 files changed, 268 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-mipi0.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-mipi0.dtsi new file mode 100644 index 0000000000000..834c0472a8901 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8-ss-mipi0.dtsi @@ -0,0 +1,130 @@ +// SPDX-License-Identifier: GPL-2.0-only and MIT + +/* + * Copyright 2024 NXP + */ + +mipi0_subsys: bus@56220000 { + compatible = "simple-bus"; + interrupt-parent = <&irqsteer_mipi0>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x56220000 0x0 0x56220000 0x10000>; + + irqsteer_mipi0: interrupt-controller@56220000 { + compatible = "fsl,imx8qxp-irqsteer", "fsl,imx-irqsteer"; + reg = <0x56220000 0x1000>; + interrupts = ; + interrupt-controller; + interrupt-parent = <&gic>; + #interrupt-cells = <1>; + clocks = <&mipi0_lis_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg"; + power-domains = <&pd IMX_SC_R_MIPI_0>; + fsl,channel = <0>; + fsl,num-irqs = <32>; + }; + + mipi0_lis_lpcg: clock-controller@56223000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223000 0x4>; + #clock-cells = <1>; + power-domains = <&pd IMX_SC_R_MIPI_0>; + }; + + mipi0_pwm_lpcg: clock-controller@5622300c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5622300c 0x4>; + #clock-cells = <1>; + power-domains = <&pd IMX_SC_R_MIPI_0_PWM_0>; + }; + + mipi0_i2c0_lpcg_ipg_clk: clock-controller@56223014 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223014 0x4>; + #clock-cells = <1>; + clocks = <&mipi0_i2c0_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi0_i2c0_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + }; + + mipi0_i2c0_lpcg_ipg_s_clk: clock-controller@56223018 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223018 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi0_i2c0_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + }; + + mipi0_i2c0_lpcg_clk: clock-controller@5622301c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5622301c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_0_I2C_0 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi0_i2c0_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + }; + + mipi0_i2c1_lpcg_ipg_clk: clock-controller@56223024 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223024 0x4>; + #clock-cells = <1>; + clocks = <&mipi0_i2c1_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi0_i2c1_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>; + }; + + mipi0_i2c1_lpcg_ipg_s_clk: clock-controller@56223028 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x56223028 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi0_i2c1_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>; + }; + + mipi0_i2c1_lpcg_clk: clock-controller@5622302c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5622302c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_0_I2C_1 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi0_i2c1_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>; + }; + + pwm_mipi0: pwm@56224000 { + compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm"; + reg = <0x56224000 0x1000>; + clocks = <&mipi0_pwm_lpcg IMX_LPCG_CLK_4>, + <&mipi0_pwm_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg", "per"; + assigned-clocks = <&clk IMX_SC_R_MIPI_0_PWM_0 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <24000000>; + #pwm-cells = <3>; + power-domains = <&pd IMX_SC_R_MIPI_0_PWM_0>; + status = "disabled"; + }; + + i2c0_mipi0: i2c@56226000 { + compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x56226000 0x1000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = <8>; + clocks = <&mipi0_i2c0_lpcg_clk IMX_LPCG_CLK_0>, + <&mipi0_i2c0_lpcg_ipg_clk IMX_LPCG_CLK_0>; + clock-names = "per", "ipg"; + assigned-clocks = <&mipi0_i2c0_lpcg_clk IMX_LPCG_CLK_0>; + assigned-clock-rates = <24000000>; + power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>; + status = "disabled"; + }; +}; + diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-mipi1.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-mipi1.dtsi new file mode 100644 index 0000000000000..5b1f08e412b24 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8-ss-mipi1.dtsi @@ -0,0 +1,138 @@ +// SPDX-License-Identifier: GPL-2.0-only and MIT + +/* + * Copyright 2024 NXP + */ + +mipi1_subsys: bus@57220000 { + compatible = "simple-bus"; + interrupt-parent = <&irqsteer_mipi1>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x57220000 0x0 0x57220000 0x10000>; + + irqsteer_mipi1: interrupt-controller@57220000 { + compatible = "fsl,imx8qm-irqsteer", "fsl,imx-irqsteer"; + reg = <0x57220000 0x1000>; + interrupts = ; + interrupt-controller; + interrupt-parent = <&gic>; + #interrupt-cells = <1>; + clocks = <&mipi1_lis_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg"; + power-domains = <&pd IMX_SC_R_MIPI_1>; + fsl,channel = <0>; + fsl,num-irqs = <32>; + }; + + mipi1_lis_lpcg: clock-controller@57223000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223000 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi1_lis_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1>; + }; + + mipi1_pwm_lpcg: clock-controller@5722300c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5722300c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_1_PWM_0 IMX_SC_PM_CLK_PER>, + <&dsi_ipg_clk>; + clock-indices = , ; + clock-output-names = "mipi1_pwm_lpcg_clk", + "mipi1_pwm_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>; + }; + + mipi1_i2c0_lpcg_clk: clock-controller@5722301c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5722301c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_1_I2C_0 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi1_i2c0_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + }; + + mipi1_i2c0_lpcg_ipg_clk: clock-controller@57223014 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223014 0x4>; + #clock-cells = <1>; + clocks = <&mipi1_i2c0_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi1_i2c0_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + }; + + mipi1_i2c0_lpcg_ipg_s_clk: clock-controller@57223018 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223018 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi1_i2c0_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + }; + + mipi1_i2c1_lpcg_ipg_clk: clock-controller@57223024 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223024 0x4>; + #clock-cells = <1>; + clocks = <&mipi1_i2c1_lpcg_ipg_s_clk IMX_LPCG_CLK_0>; + clock-indices = ; + clock-output-names = "mipi1_i2c1_lpcg_ipg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>; + }; + + mipi1_i2c1_lpcg_ipg_s_clk: clock-controller@57223028 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x57223028 0x4>; + #clock-cells = <1>; + clocks = <&dsi_ipg_clk>; + clock-indices = ; + clock-output-names = "mipi1_i2c1_lpcg_ipg_s_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>; + }; + + mipi1_i2c1_lpcg_clk: clock-controller@5722302c { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5722302c 0x4>; + #clock-cells = <1>; + clocks = <&clk IMX_SC_R_MIPI_1_I2C_1 IMX_SC_PM_CLK_MISC2>; + clock-indices = ; + clock-output-names = "mipi1_i2c1_lpcg_clk"; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>; + }; + + pwm_mipi1: pwm@57224000 { + compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm"; + reg = <0x57224000 0x1000>; + clocks = <&mipi1_pwm_lpcg IMX_LPCG_CLK_4>, + <&mipi1_pwm_lpcg IMX_LPCG_CLK_0>; + clock-names = "ipg", "per"; + assigned-clocks = <&clk IMX_SC_R_MIPI_1_PWM_0 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <24000000>; + #pwm-cells = <3>; + power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>; + status = "disabled"; + }; + + i2c0_mipi1: i2c@57226000 { + compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x57226000 0x1000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = <8>; + interrupt-parent = <&irqsteer_mipi1>; + clocks = <&mipi1_i2c0_lpcg_clk IMX_LPCG_CLK_0>, + <&mipi1_i2c0_lpcg_ipg_clk IMX_LPCG_CLK_0>; + clock-names = "per", "ipg"; + assigned-clocks = <&mipi1_i2c0_lpcg_clk IMX_LPCG_CLK_0>; + assigned-clock-rates = <24000000>; + power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>; + status = "disabled"; + }; +};