From patchwork Mon Jul 29 11:32:22 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: MD Danish Anwar X-Patchwork-Id: 13744760 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 43417C3DA4A for ; Mon, 29 Jul 2024 11:34:35 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type: Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date :Subject:CC:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=IUzAFkY6u3MjWxbKEgObp2riV3uhu8ZVpbjNt4vFIVM=; b=aEgqHJLsdEMxAeh2ATPEACqPnd CBACdp91DTnj3iVcP/tLvjtq/xhRwEGLMBVY1aailfvFwxed2hmbfltZMpJd9CWej41WiatoiytvM 9/VnQ3WtKY3zcfSr8ey2W98m35mGBgqNRokK13HrVGL1fdMvFSlOAoWy0eOzyrkH740x9olRS7Dib nVbofVpvJtQKIfBWCJpO1jrBKx6AMwnZ0R+TIhQDQa8JW81MrqnucYSAcWgsbUMpk2Hx4JRu1w7n2 LfGsQ0HeYCrI54O/Lg7pXqMMUxvwU630pnn8n2YRwgAZs+A6CaUI5Z3pFpfWqjjn0JtPZM2I/uO/z RSLUQ9mw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sYOe1-0000000B5RA-3Q6p; Mon, 29 Jul 2024 11:34:25 +0000 Received: from fllv0015.ext.ti.com ([198.47.19.141]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sYOcN-0000000B4rH-1ysR for linux-arm-kernel@lists.infradead.org; Mon, 29 Jul 2024 11:32:45 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 46TBWYLt061585; Mon, 29 Jul 2024 06:32:34 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1722252754; bh=IUzAFkY6u3MjWxbKEgObp2riV3uhu8ZVpbjNt4vFIVM=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=cmZjKnVKatKOWpj8RIuE3wOCW2WH8ZmPSNLz2gWQTM2glzaPDUk4SSZdB2azu+4g2 FD3zaRTFoogqpl2+GD+iY7T+XrbW9WEXs+u6rFaoHOl7O0cTgZWriaCF4eIg9LA4lU 50as4Y3ysLXfack0wsMaXt1DANFPRTM5e6R12G7c= Received: from DFLE101.ent.ti.com (dfle101.ent.ti.com [10.64.6.22]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 46TBWYTX115437 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 29 Jul 2024 06:32:34 -0500 Received: from DFLE105.ent.ti.com (10.64.6.26) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 29 Jul 2024 06:32:34 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 29 Jul 2024 06:32:34 -0500 Received: from fllv0122.itg.ti.com (fllv0122.itg.ti.com [10.247.120.72]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 46TBWXSs012896; Mon, 29 Jul 2024 06:32:34 -0500 Received: from localhost (danish-tpc.dhcp.ti.com [10.24.69.25]) by fllv0122.itg.ti.com (8.14.7/8.14.7) with ESMTP id 46TBWXQI013186; Mon, 29 Jul 2024 06:32:33 -0500 From: MD Danish Anwar To: Suman Anna , Sai Krishna , Jan Kiszka , Dan Carpenter , Diogo Ivo , Heiner Kallweit , Kory Maincent , Simon Horman , Andrew Lunn , Paolo Abeni , Jakub Kicinski , Eric Dumazet , "David S. Miller" , Conor Dooley , Krzysztof Kozlowski , Rob Herring , Santosh Shilimkar , Nishanth Menon , Vignesh Raghavendra CC: , , , , Roger Quadros , MD Danish Anwar , Tero Kristo , Subject: [DO NOT MERGE][PATCH v4 2/6] net: ti: icssg_prueth: Add support for PA Stats Date: Mon, 29 Jul 2024 17:02:22 +0530 Message-ID: <20240729113226.2905928-3-danishanwar@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240729113226.2905928-1-danishanwar@ti.com> References: <20240729113226.2905928-1-danishanwar@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240729_043243_694781_7CA72BB2 X-CRM114-Status: GOOD ( 20.48 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add support for dumping PA stats registers Signed-off-by: MD Danish Anwar --- drivers/net/ethernet/ti/icssg/icssg_ethtool.c | 11 ++++++- drivers/net/ethernet/ti/icssg/icssg_prueth.c | 6 ++++ drivers/net/ethernet/ti/icssg/icssg_prueth.h | 5 ++- drivers/net/ethernet/ti/icssg/icssg_stats.c | 12 +++++-- drivers/net/ethernet/ti/icssg/icssg_stats.h | 32 +++++++++++++++++++ 5 files changed, 62 insertions(+), 4 deletions(-) diff --git a/drivers/net/ethernet/ti/icssg/icssg_ethtool.c b/drivers/net/ethernet/ti/icssg/icssg_ethtool.c index 5688f054cec5..713ce95d5baf 100644 --- a/drivers/net/ethernet/ti/icssg/icssg_ethtool.c +++ b/drivers/net/ethernet/ti/icssg/icssg_ethtool.c @@ -90,6 +90,12 @@ static void emac_get_strings(struct net_device *ndev, u32 stringset, u8 *data) p += ETH_GSTRING_LEN; } } + + for (i = 0; i < ICSSG_NUM_PA_STATS; i++) { + memcpy(p, icssg_all_pa_stats[i].name, ETH_GSTRING_LEN); + p += ETH_GSTRING_LEN; + } + break; default: break; @@ -100,13 +106,16 @@ static void emac_get_ethtool_stats(struct net_device *ndev, struct ethtool_stats *stats, u64 *data) { struct prueth_emac *emac = netdev_priv(ndev); - int i; + int i, j; emac_update_hardware_stats(emac); for (i = 0; i < ARRAY_SIZE(icssg_all_stats); i++) if (!icssg_all_stats[i].standard_stats) *(data++) = emac->stats[i]; + + for (j = 0; j < ICSSG_NUM_PA_STATS; j++) + *(data++) = emac->stats[i + j]; } static int emac_get_ts_info(struct net_device *ndev, diff --git a/drivers/net/ethernet/ti/icssg/icssg_prueth.c b/drivers/net/ethernet/ti/icssg/icssg_prueth.c index 3e51b3a9b0a5..04bf7f1e14ff 100644 --- a/drivers/net/ethernet/ti/icssg/icssg_prueth.c +++ b/drivers/net/ethernet/ti/icssg/icssg_prueth.c @@ -1181,6 +1181,12 @@ static int prueth_probe(struct platform_device *pdev) return -ENODEV; } + prueth->pa_stats = syscon_regmap_lookup_by_phandle(np, "ti,pa-stats"); + if (IS_ERR(prueth->pa_stats)) { + dev_err(dev, "couldn't get ti,pa-stats syscon regmap\n"); + return -ENODEV; + } + if (eth0_node) { ret = prueth_get_cores(prueth, ICSS_SLICE0, false); if (ret) diff --git a/drivers/net/ethernet/ti/icssg/icssg_prueth.h b/drivers/net/ethernet/ti/icssg/icssg_prueth.h index f678d656a3ed..ac2291d22c42 100644 --- a/drivers/net/ethernet/ti/icssg/icssg_prueth.h +++ b/drivers/net/ethernet/ti/icssg/icssg_prueth.h @@ -50,8 +50,10 @@ #define ICSSG_MAX_RFLOWS 8 /* per slice */ +#define ICSSG_NUM_PA_STATS 4 +#define ICSSG_NUM_MII_G_RT_STATS 60 /* Number of ICSSG related stats */ -#define ICSSG_NUM_STATS 60 +#define ICSSG_NUM_STATS (ICSSG_NUM_MII_G_RT_STATS + ICSSG_NUM_PA_STATS) #define ICSSG_NUM_STANDARD_STATS 31 #define ICSSG_NUM_ETHTOOL_STATS (ICSSG_NUM_STATS - ICSSG_NUM_STANDARD_STATS) @@ -263,6 +265,7 @@ struct prueth { struct net_device *registered_netdevs[PRUETH_NUM_MACS]; struct regmap *miig_rt; struct regmap *mii_rt; + struct regmap *pa_stats; enum pruss_pru_id pru_id[PRUSS_NUM_PRUS]; struct platform_device *pdev; diff --git a/drivers/net/ethernet/ti/icssg/icssg_stats.c b/drivers/net/ethernet/ti/icssg/icssg_stats.c index 2fb150c13078..c3d081cad3ca 100644 --- a/drivers/net/ethernet/ti/icssg/icssg_stats.c +++ b/drivers/net/ethernet/ti/icssg/icssg_stats.c @@ -11,6 +11,7 @@ #define ICSSG_TX_PACKET_OFFSET 0xA0 #define ICSSG_TX_BYTE_OFFSET 0xEC +#define ICSSG_FW_STATS_BASE 0x0248 static u32 stats_base[] = { 0x54c, /* Slice 0 stats start */ 0xb18, /* Slice 1 stats start */ @@ -22,8 +23,8 @@ void emac_update_hardware_stats(struct prueth_emac *emac) int slice = prueth_emac_slice(emac); u32 base = stats_base[slice]; u32 tx_pkt_cnt = 0; - u32 val; - int i; + u32 val, reg; + int i, j; for (i = 0; i < ARRAY_SIZE(icssg_all_stats); i++) { regmap_read(prueth->miig_rt, @@ -40,6 +41,13 @@ void emac_update_hardware_stats(struct prueth_emac *emac) if (icssg_all_stats[i].offset == ICSSG_TX_BYTE_OFFSET) emac->stats[i] -= tx_pkt_cnt * 8; } + + for (j = 0; j < ICSSG_NUM_PA_STATS; j++) { + reg = ICSSG_FW_STATS_BASE + icssg_all_pa_stats[j].offset * + PRUETH_NUM_MACS + slice * sizeof(u32); + regmap_read(prueth->pa_stats, reg, &val); + emac->stats[i + j] += val; + } } void icssg_stats_work_handler(struct work_struct *work) diff --git a/drivers/net/ethernet/ti/icssg/icssg_stats.h b/drivers/net/ethernet/ti/icssg/icssg_stats.h index 999a4a91276c..e834316092c9 100644 --- a/drivers/net/ethernet/ti/icssg/icssg_stats.h +++ b/drivers/net/ethernet/ti/icssg/icssg_stats.h @@ -77,6 +77,20 @@ struct miig_stats_regs { u32 tx_bytes; }; +/** + * struct pa_stats_regs - ICSSG Firmware maintained PA Stats register + * @u32 fw_rx_cnt: Number of valid packets sent by Rx PRU to Host on PSI + * @u32 fw_tx_cnt: Number of valid packets copied by RTU0 to Tx queues + * @u32 fw_tx_pre_overflow: Host Egress Q (Pre-emptible) Overflow Counter + * @u32 fw_tx_exp_overflow: Host Egress Q (Express) Overflow Counter + */ +struct pa_stats_regs { + u32 fw_rx_cnt; + u32 fw_tx_cnt; + u32 fw_tx_pre_overflow; + u32 fw_tx_exp_overflow; +}; + #define ICSSG_STATS(field, stats_type) \ { \ #field, \ @@ -84,12 +98,23 @@ struct miig_stats_regs { stats_type \ } +#define ICSSG_PA_STATS(field) \ +{ \ + #field, \ + offsetof(struct pa_stats_regs, field), \ +} + struct icssg_stats { char name[ETH_GSTRING_LEN]; u32 offset; bool standard_stats; }; +struct icssg_pa_stats { + char name[ETH_GSTRING_LEN]; + u32 offset; +}; + static const struct icssg_stats icssg_all_stats[] = { /* Rx */ ICSSG_STATS(rx_packets, true), @@ -155,4 +180,11 @@ static const struct icssg_stats icssg_all_stats[] = { ICSSG_STATS(tx_bytes, true), }; +static const struct icssg_pa_stats icssg_all_pa_stats[] = { + ICSSG_PA_STATS(fw_rx_cnt), + ICSSG_PA_STATS(fw_tx_cnt), + ICSSG_PA_STATS(fw_tx_pre_overflow), + ICSSG_PA_STATS(fw_tx_exp_overflow), +}; + #endif /* __NET_TI_ICSSG_STATS_H */