From patchwork Tue Jul 30 09:13:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anand Moon X-Patchwork-Id: 13747082 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 25CF9C3DA61 for ; Tue, 30 Jul 2024 09:14:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-Type: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=bkS47RCfrEJvvAZyZ9jDL/uElV8WeOywhndpY10cj3U=; b=C/pS+ip1QtNrO6WAHU7vm1mNrC WDwkhtydrUDhDFdZBTnAJpi0FglJKCF4AZ7XmSrLDA0DMQS6VO3FeR1sMjJxWS2SPh85Siu9SpY6d Cv0mjrMNptkUA91t5MrD9vB13G7qh7o+rUhnhOuIBR93BpDlBvBNElwmn8jG3g6uJ5H6cQqfGskYL 4izAyF+OjyN5IVHyGnBWMJBYkik2xCtF9lEwgpXHzxdK90Nr9Jho7YcKjZpzCcT8Xyf9vgJ9AsADO hRKJQry86SpRAPeJlOOt8xyxguzGwaNyB7dHE2dytNTMxI2vpuklwo6qAP0+H5AxMEzj84ydMWJ6H oaI2SYuQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sYivy-0000000ETEe-2zn8; Tue, 30 Jul 2024 09:14:18 +0000 Received: from mail-pj1-x102f.google.com ([2607:f8b0:4864:20::102f]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sYivX-0000000ET4u-1AzZ for linux-arm-kernel@lists.infradead.org; Tue, 30 Jul 2024 09:13:53 +0000 Received: by mail-pj1-x102f.google.com with SMTP id 98e67ed59e1d1-2cb53da06a9so2823089a91.0 for ; Tue, 30 Jul 2024 02:13:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1722330830; x=1722935630; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=bkS47RCfrEJvvAZyZ9jDL/uElV8WeOywhndpY10cj3U=; b=lVpGFJwymZ9PRl4UXLI3gPdINX2b7cvhhmckHDkG2hpBzl0Y957aZgP9UPRIwQePfG l/0FNmKH8nLiTXSX9CuVgh4enIrrl1FoIil/11CStZXHewKosm2V+4/QnXgZgQQoklp5 lzcpvdlhvUg/ca7EWSs5J/rg7o1o4rV2VgOyAYvBKDeCuULjXufd4BwGq2F0H2XMVHnm UiMG7Hfa3claOWY7QrwgUv/aRzjKPwEPIrX8XxvCqXVTWryWU9dFyk85NAfXfA9jZRb8 h7LigIvt3l073Dyn9QudvZfkDIwvZz7ZA6Fc8yYCj0ax1NJgvYX3Kf39F4o3sa+OmKcc exWw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1722330830; x=1722935630; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=bkS47RCfrEJvvAZyZ9jDL/uElV8WeOywhndpY10cj3U=; b=TSl8Uj48MYVzvaR4yZ9dlaZGLu/jshn9e+L3FI4GwbCMAvAH8ioNE0ubJosxQhQfoN JlmeeFDjmFuEJ+QRDrdcC0NRwsBrt5XlmMeh43HAFfiA8fe/WUPtC4YCUiXQI8LRCoDa uNnGnSJkHDAaTLKere5kOav7NORnAUoJErdetKwhCkMnp+mxF1UIfMSQCAk6YC2YlTtX 8op2qdXhwzE3aOD4gtxGZKcfPo6EzeHO3ZS1iFHjwO284Mg82VODzZFemacBDeRNyncZ +bZSuUx//aDCCI+yMxs1JzFmK8Sv5DQYuRUxGq11kUvD5odvqW6SGiju282nPFUtsDDn df3Q== X-Forwarded-Encrypted: i=1; AJvYcCUfhjHCfj2VDOANsUoKMXL8DY6cOLhrpMrJgkOydkWAD/sLnygAuiz1M6rIUcrWRCWmjTMGUnQU4NVqfBP2J/3dGWo2/baXrrChIfFeejGmhoVGt48= X-Gm-Message-State: AOJu0YwXHvoClp6IfiYXaurOalF8ftb4i9LXsilOYi9QBt8Inuk7Grfq V/FHFVpsIwzR17wTKPPCR9oAqf5SYYcERNXaxW8AJo1p2tqWY1rA X-Google-Smtp-Source: AGHT+IGVyj9pJWIOX4Vx31p9HO2PHhOuvTQg2ltGOlkVo/9UeMUxUrJzNT4EnXGBXRa/aXRN1N8uRQ== X-Received: by 2002:a17:90a:a785:b0:2c9:5a71:1500 with SMTP id 98e67ed59e1d1-2cfca981a8amr2464063a91.0.1722330830242; Tue, 30 Jul 2024 02:13:50 -0700 (PDT) Received: from localhost.localdomain ([113.30.217.222]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2cf28c565c9sm10023970a91.3.2024.07.30.02.13.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Jul 2024 02:13:49 -0700 (PDT) From: Anand Moon To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar Cc: Anand Moon , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 1/2] ARM: dts: samsung: Add cache information to the Exynos4412 SoCS Date: Tue, 30 Jul 2024 14:43:18 +0530 Message-ID: <20240730091322.5741-1-linux.amoon@gmail.com> X-Mailer: git-send-email 2.44.0 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240730_021351_340374_36AE27B2 X-CRM114-Status: GOOD ( 13.33 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org As per the Exynos 4412 user manaual add missing cache information to the Exynos 4412 SoC. - Each Cortex-A9 core has 32KB of L1 instruction cache available and 32KB of L1 data cache available. - Along with 1M unified L2 cache. Features of ARM Cortex-A9 - Optimized L1 caches for system performance and power. - Integrated 1 MB L2 Cache using standard compiled RAMs. Signed-off-by: Anand Moon --- arch/arm/boot/dts/samsung/exynos4412.dtsi | 37 +++++++++++++++++++++++ 1 file changed, 37 insertions(+) base-commit: dc1c8034e31b14a2e5e212104ec508aec44ce1b9 diff --git a/arch/arm/boot/dts/samsung/exynos4412.dtsi b/arch/arm/boot/dts/samsung/exynos4412.dtsi index dcbe0ce6180f..d133c8a8e8d4 100644 --- a/arch/arm/boot/dts/samsung/exynos4412.dtsi +++ b/arch/arm/boot/dts/samsung/exynos4412.dtsi @@ -48,6 +48,13 @@ cpu0: cpu@a00 { clock-names = "cpu"; operating-points-v2 = <&cpu0_opp_table>; #cooling-cells = <2>; /* min followed by max */ + d-cache-line-size = <32>; + d-cache-size = <0x8000>; + d-cache-sets = <32>; + i-cache-line-size = <32>; + i-cache-size = <0x8000>; + i-cache-sets = <32>; + next-level-cache = <&L2>; }; cpu1: cpu@a01 { @@ -58,6 +65,13 @@ cpu1: cpu@a01 { clock-names = "cpu"; operating-points-v2 = <&cpu0_opp_table>; #cooling-cells = <2>; /* min followed by max */ + d-cache-line-size = <32>; + d-cache-size = <0x8000>; + d-cache-sets = <32>; + i-cache-line-size = <32>; + i-cache-size = <0x8000>; + i-cache-sets = <32>; + next-level-cache = <&L2>; }; cpu2: cpu@a02 { @@ -68,6 +82,13 @@ cpu2: cpu@a02 { clock-names = "cpu"; operating-points-v2 = <&cpu0_opp_table>; #cooling-cells = <2>; /* min followed by max */ + d-cache-line-size = <32>; + d-cache-size = <0x8000>; + d-cache-sets = <32>; + i-cache-line-size = <32>; + i-cache-size = <0x8000>; + i-cache-sets = <32>; + next-level-cache = <&L2>; }; cpu3: cpu@a03 { @@ -78,6 +99,22 @@ cpu3: cpu@a03 { clock-names = "cpu"; operating-points-v2 = <&cpu0_opp_table>; #cooling-cells = <2>; /* min followed by max */ + d-cache-line-size = <32>; + d-cache-size = <0x8000>; + d-cache-sets = <32>; + i-cache-line-size = <32>; + i-cache-size = <0x8000>; + i-cache-sets = <32>; + next-level-cache = <&L2>; + }; + + L2: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + cache-size = <0x100000>; /* L2, 1M */ + cache-line-size = <64>; + cache-sets = <512>; }; };