From patchwork Thu Aug 22 06:46:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rohit Agarwal X-Patchwork-Id: 13772747 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id DDA43C531DF for ; Thu, 22 Aug 2024 06:50:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=VF9PjinJER9wjMA+9D6wXT2j5101Rcr5iAVO00wcnuk=; b=A4FjVHMc4M9F9LN645sBCWVSyg SBMRPbwOK3BcSYyWwA+Cr1EVUEeqEhNh6egU6vwclhN4+dxLAWnGug9/Sqiw/XajCgTzxtt0QwNqi AAjjWXHpA+Q92OCQ2C429OxfEIbSl60L+vV+QD/KldO18yqiwVn6i0kfuErBWiiTcWYZT06UP8FtJ sA4Jjp/vFrIJaKQ5Ni1WFYkImYbJxIgsW1tniCGVPdhwGB4n8ckZ2Ra8G7LP4a0zN2yRDi0SW4RyW mah0KOR4UnqKXZ9PQIYKfw6sNdQX9uglEuPk/bixL79wpFokdpCafPbDDujcc+bqXK7unEkHIh0Sr xdTHodGg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sh1dv-0000000Bh25-2yzP; Thu, 22 Aug 2024 06:49:59 +0000 Received: from mail-oa1-x2d.google.com ([2001:4860:4864:20::2d]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sh1bH-0000000Bg9h-47dO for linux-arm-kernel@lists.infradead.org; Thu, 22 Aug 2024 06:47:18 +0000 Received: by mail-oa1-x2d.google.com with SMTP id 586e51a60fabf-2704b6a6fe6so297021fac.1 for ; Wed, 21 Aug 2024 23:47:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1724309234; x=1724914034; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=VF9PjinJER9wjMA+9D6wXT2j5101Rcr5iAVO00wcnuk=; b=BXh8HRR3rhVlFdWewD9qK5vwjmab4rA5xuKhNvLHERsXTH9sSbYfpRjt2NEEWiH5Sy 2P3uR32LkrAdvulehWOZLQKu7rfnTCuazPmSN0ezQkcI+YAjY0yGiUEA+gF1JOarhLBR CiGIF/CjfDT1M2Db4yOdtUJIgrRcbDtDXy140= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1724309234; x=1724914034; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VF9PjinJER9wjMA+9D6wXT2j5101Rcr5iAVO00wcnuk=; b=o9x9oTR0tlY5Xk514irKS4CVSp3e4+yrUIwgM3x6rtEnB9Q7yzF0x3uQfrbFyhQ9aA IOPsiIG9pD56r+LhIGw1cbn3JyIcokpkxsuhaBqJVAobKVzwv4cQYphSJ9YKqRIRYVX7 ZQ27sxg/2Q9w9LRGFijScJ310F3e+/EshWzIy3JLYYqsI6FFmPKbwVdKnSMwJZHCbOke LSPej6vCQb60FBkQvsJgWN88cjZua72nO5SmmaYsa3KBxQ43oUfA5El7mlbNukuXOMau RezxQe+rI7rcTbpCxYnJBxPsjNYHssQMFc6OBwKmwGSj4WwgcKxdsnGxR+6CREDWatUV 46YQ== X-Forwarded-Encrypted: i=1; AJvYcCW3lejm046qGcBR6GHMMgCakTEN87c3sdM/4h4i65KNjcSvfNLVTi1bjUmEHoWq66r0/E8fSNEDVz/C0bMEpJdI@lists.infradead.org X-Gm-Message-State: AOJu0YzNXfiAed2bMnU97jxw0wxk+PyZ0Kg9phdP0TFrk/7iIvr0zYez ex0aKeDg9tIrm6OCnwW+PKvnQ9rb+B/ylNxCNFyheG1DjObexDUXlmC/PUwefw== X-Google-Smtp-Source: AGHT+IGrUfTOkboBsPUwPI3QFIqP0YcLyJ19ev6z6avzO4hsPA9b8UhcQhr91d3x2cfdkibvPWSpUA== X-Received: by 2002:a05:6871:1cb:b0:25b:6d53:d294 with SMTP id 586e51a60fabf-2737ef7d20bmr5327067fac.23.1724309234476; Wed, 21 Aug 2024 23:47:14 -0700 (PDT) Received: from localhost (185.174.143.34.bc.googleusercontent.com. [34.143.174.185]) by smtp.gmail.com with UTF8SMTPSA id d2e1a72fcca58-7143424a530sm698129b3a.51.2024.08.21.23.47.10 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 21 Aug 2024 23:47:14 -0700 (PDT) From: Rohit Agarwal To: chunkuang.hu@kernel.org, p.zabel@pengutronix.de, airlied@gmail.com, daniel@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, ck.hu@mediatek.com, jitao.shi@mediatek.com Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Rohit Agarwal Subject: [PATCH v3 3/3] arm64: dts: mediatek: mt8186: Add svs node Date: Thu, 22 Aug 2024 06:46:50 +0000 Message-ID: <20240822064650.1473930-4-rohiagar@chromium.org> X-Mailer: git-send-email 2.46.0.295.g3b9ea8a38a-goog In-Reply-To: <20240822064650.1473930-1-rohiagar@chromium.org> References: <20240822064650.1473930-1-rohiagar@chromium.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240821_234716_039884_24B0E509 X-CRM114-Status: GOOD ( 10.47 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add clock/irq/efuse setting in svs nodes for mt8186 SoC. Signed-off-by: Rohit Agarwal --- arch/arm64/boot/dts/mediatek/mt8186.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8186.dtsi b/arch/arm64/boot/dts/mediatek/mt8186.dtsi index e27c69ec8bdd..a51f3d8ce745 100644 --- a/arch/arm64/boot/dts/mediatek/mt8186.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8186.dtsi @@ -1361,6 +1361,18 @@ spi0: spi@1100a000 { status = "disabled"; }; + svs: svs@1100b000 { + compatible = "mediatek,mt8186-svs"; + reg = <0 0x1100b000 0 0x400>; + interrupts = ; + clocks = <&infracfg_ao CLK_INFRA_AO_THERM>; + clock-names = "main"; + nvmem-cells = <&svs_calibration>, <&lvts_e_data1>; + nvmem-cell-names = "svs-calibration-data", "t-calibration-data"; + resets = <&infracfg_ao MT8186_INFRA_PTP_CTRL_RST>; + reset-names = "svs_rst"; + }; + pwm0: pwm@1100e000 { compatible = "mediatek,mt8186-disp-pwm", "mediatek,mt8183-disp-pwm"; reg = <0 0x1100e000 0 0x1000>; @@ -1676,6 +1688,14 @@ efuse: efuse@11cb0000 { #address-cells = <1>; #size-cells = <1>; + lvts_e_data1: data@1cc { + reg = <0x1cc 0x14>; + }; + + svs_calibration: calib@550 { + reg = <0x550 0x50>; + }; + gpu_speedbin: gpu-speedbin@59c { reg = <0x59c 0x4>; bits = <0 3>;