From patchwork Fri Aug 30 11:33:46 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13785018 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 9C7FECA0EFC for ; Fri, 30 Aug 2024 11:35:56 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:MIME-Version: Content-Transfer-Encoding:Content-Type:References:In-Reply-To:Message-ID:Date :Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=sqO1yM02EPVE/MRqZEDoEpructK2fSSxMXpHFhTn5Pk=; b=Ww3Rq7lvAE8Onz2V+BVrrmAAvP 6xXBYTbR4JFg7pfdkjEtUGyb+s0CunE7/XKiSX5Igu+fW9QazELKPlkPQarX3WK8vCzfu3poCFPDg krTU3qlnvwkF21VNwOV7BFSnKEhwT9cVejQ1n4QSGEx7WpWBNazl1PqfvZgv4lUnRuUKVtpfOBxI9 P4bn1MPYzZnpVkNKBGzuob+85n8rGZR0yZ2vhsAbnLriqTRUfA03jOTzF4iML8Pq+rZq0K2Fub7qn Y0lM+Yupt6MaYvQ/WHycRzf+Fv1oGgc/t/HXkFJroAS6is9td40WKc48wTNXtoE8pLyqYdXWHhe7U vBp9LilA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sjzuq-000000065eZ-3PB9; Fri, 30 Aug 2024 11:35:44 +0000 Received: from mail-westeuropeazlp170110003.outbound.protection.outlook.com ([2a01:111:f403:c201::3] helo=AS8PR04CU009.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sjztB-000000065J1-0fe3 for linux-arm-kernel@lists.infradead.org; Fri, 30 Aug 2024 11:34:02 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=w1yzJVPJaE8HCTBBihN7/JTV/N9/7hJ+xJbByX7cxIVygmPtZljwcT5/n5UBkTq48wVg72OC2RxIxcrBnWBQPWprkj5+toqJ9XsVKaYbr9/eiaA2qV8sw3UxrvSTDYySdlstc3k01+fap7QL0mV+lk0G3yv0MXS6gNfkfJqghyCZbuZWhJ1Bp11Cqy9+R8RCn979wyVICZwhmQnbnk/BaXAb8sw0HoEP3nvINKEjZoVXDcgIqZU5ErX16vVPjIUOFNxSVpCaccERF9mmfltzqUUhA8QBolvslf7Pfe7W8XAR2P4SmICE6DNAzEXtrBA6WbgGUhqFzYsdc7zBtbw17A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sqO1yM02EPVE/MRqZEDoEpructK2fSSxMXpHFhTn5Pk=; b=KVkvksB2c5vxvsPXUTsmkk7j+2BWpL8hSxp2/iJkRCFLy59I0/gxxadvhZZnlBgZd8I1qz5lheDhDLvSmqIuSIosBStolPTJtbMEm10jQIwo3kNmW/4T2ZsA5sFDdcHwoHR8lSJYv0ztlypSiVVDTr8zvlz6jD/HUIubnAcJgKP1X4e1zbjOuWOCr4/FDv3ko5NCHCVXpi9tLo8zHjJRF9G9xfbpBVtiEkvWEHwRQG/Bhw+x07yENBOOIiorEesHtIf0BKXJ+h1QgFZWaaH8ZFLu66QFAh4/MvF7p9j1CIpfewc/9rncRkhUmWCCYV70kAtIGQsJaGQopV2NjI+gsA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sqO1yM02EPVE/MRqZEDoEpructK2fSSxMXpHFhTn5Pk=; b=ZGJ6VYGR/pTyd6ibMbgybpLJePyox8zjkIE+phhCVUeHtrrIzKeW92aN9SgHk8exzzSdMuiGYM8VkbHrMVixbLUDXFVJlNoCk2rTZz8JG/ByMN3pBXi9IYyGzwSvOYpdS/9GNkW7eDW8bV+xfBecd8rTFslouCdEdPSIQlnFeCOEtP7tzxHOa7XFxcX9sC3u1ZBShIMRacL0i2owi1iCSuhkd4tAMxNGAA7Y/gBjA39CLNVQPSu1S8oed7pAH1s++TDWETETRwtUIyXgdjIOMAxEZJa85jRZqmuCVrwH1hrYsTSBYrXDhXpNe6zR2c1bEah9Adp0qfGywZeSZuL0cQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by VI1PR04MB6989.eurprd04.prod.outlook.com (2603:10a6:803:131::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7897.28; Fri, 30 Aug 2024 11:33:54 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%7]) with mapi id 15.20.7897.027; Fri, 30 Aug 2024 11:33:54 +0000 From: Ciprian Costea To: Chester Lin , Matthias Brugger , Ghennadi Procopciuc , Shawn Guo , Sascha Hauer , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Pengutronix Kernel Team , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, NXP S32 Linux Team , Ciprian Marian Costea , Radu Pirea Subject: [PATCH v2 1/2] arm64: dts: s32g: Add S32G2/S32G3 uSDHC pinmux Date: Fri, 30 Aug 2024 14:33:46 +0300 Message-ID: <20240830113347.4048370-2-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240830113347.4048370-1-ciprianmarian.costea@oss.nxp.com> References: <20240830113347.4048370-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AM0PR07CA0022.eurprd07.prod.outlook.com (2603:10a6:208:ac::35) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|VI1PR04MB6989:EE_ X-MS-Office365-Filtering-Correlation-Id: 350342ae-3518-4deb-f4a2-08dcc8e7a0f0 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|7416014|366016|376014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?hDobyQGNnEhhvJnN31Sr05cTK0FHzhf?= =?utf-8?q?Ts+qB9oFh6wEdSqu/hyitnj+023lxv3bb+e5C/6A4UojkD1o7//cdi39RSZKfYcsl?= =?utf-8?q?glst8gk7sW3h7y6hTmOEnMXJe7KwszcETjxieUlnx4JKl57kkIAd8MPWHhCdRAg7N?= =?utf-8?q?kS888LTpKJR+X1zdMUPFkVp1wLMqnlc0iT6Vb8PGjBsmT6/AKO5cZp+T8YGS9rJJI?= =?utf-8?q?/CxiNneOleO8D1IxCZfMmU1C/TiZ3EE4ewFECL54tuhAB6Xkb+6fpH+Zqbl5/NiUH?= =?utf-8?q?6+Mz69MIgRE0aA15NLaKA8StjO9u2vTY+anyw0DalaQ4QFUJ0MrxN7dsMiEYXYRu9?= =?utf-8?q?08/OftRAFD7RMXLMBi1YcVvQyaXE0dRGczww97La2JFEfyDYO1SFXzolVYwVVTdyz?= =?utf-8?q?NtmGjLoj6ym4bvHmY2TYgD0eL6O+cVd+h4toOws/14I4jf3Bt01K+MAcNP2MnKmdq?= =?utf-8?q?Hoo0TSPLyO9u7IzUDqd/iBE4Q8sTSI5UGWJ5asWkCcD22pkGuO7dgYjEsIC6EkC3q?= =?utf-8?q?ConOSnm4/ACe3QCI0wWn5brKD8lqKwvzm55O8nO5UIE+bSgGLdwUURr4V3IDYZ4w+?= =?utf-8?q?5xoG97YRVQ/sIcZ0LhhjpwVBzgQmrcV3LWlHY6oYAMLUy3P9XbLbH6SAI5SrbU3zP?= =?utf-8?q?3aNMCnpV3NxLcz5pK8M7yXGLuu2XFb1YJLpN7j7eltT9F27ra4mQgRuMtDzgZak0Y?= =?utf-8?q?kQ03jtWt85thxFCCN19dTzUTPWTcufmk9ZE1OwV7iONlb1mXCYMXg2zEuKO7dd6LH?= =?utf-8?q?epvnhiaWPhicCSYYP2RXpUt2OEUfaG0n3vEIELyqluEhd04SZzs1MHTNoSkLraUAR?= =?utf-8?q?6j3+mZSScTinLpAJ+bqRA0jZWtlGcO6QdJfBjzAcx+crvWb0w+kaCyFq+QXISzf5n?= =?utf-8?q?iluABZmNIECciCXSUAiBT/e3BdbWn/zcyii+UesJYDv5wb/blrhALHZu05fgfgtUG?= =?utf-8?q?rpQk0Kk6W7ZRjKtzyKsLF5msXzSLnD/5wsZVIrLJZTOtpFxvlQ0gV1RA2d9GpJ1pX?= =?utf-8?q?u4R+WwQuP009A60q8cJChaj0mb7Ft+bRRSL47wMg4YZMJVwRcV79e1PUzR8qx3Z/s?= =?utf-8?q?WY0RpQ4TyOm75iaDxm7JJMG47vdpG+G5b3DPcpCNHCgYxZguxcsXjqQD0+GA2vQts?= =?utf-8?q?nIAHKwQEoDJsMrXYxEXd0pH1M/T9F/lfR+TcZBEPFWVi3fTNXuYD3bGby8ziOcVvA?= =?utf-8?q?WSpq8vjKej1ljm2L5I/OInf9rrA5hw5KiLm+acMQPUCPYwatdbbSfQLB5QnCy3gtq?= =?utf-8?q?MmET9bqns5SAElhfHcS/Io0kW2ZpoaTbxNA=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(7416014)(366016)(376014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?7rxGonPwiJrPEAPKVKcymoVr9kIv?= =?utf-8?q?oZ1AvL1LROijzsTbJEH1YRKAOzXpzjThM4LI34TyM4eVEo2JU3RZUKYPM8FGNghuZ?= =?utf-8?q?olHx01F9TJnwnmo14e6wGrvuGp5Z+IZdwASbhezFvYjGjI9fsrhL1xw+7wTA7sbCl?= =?utf-8?q?r4UDI+tyKf88kJyQ2mu3u6B7fHF/xgTXcbypaZFyqo0G+JV29AbaUk0YLY39xPbH7?= =?utf-8?q?JTZd8klVffEbjwetJbWD4HO0ZBnFDtUhtzsSvKRsNW7JQQpDOh9bRLo91GXv3G//9?= =?utf-8?q?N06+hEe6TMjcds79pV6O2Vqp3rNSZaLS1PI6IkU3rmRwWqOViRp40cH2WUjcW+sqF?= =?utf-8?q?cF/LHvIZsXH4166czcQPZANSaVfmMwvTSYVZzFyXt/NTObFyRPeoZA50roDLDnDd6?= =?utf-8?q?8DCwrFDHgZ3PLDZhiUWms0/bPJpIwdXfVhHg6KwY41JQvJHazxLDJ0ZzPdhaXBRPK?= =?utf-8?q?RVObG5MGb8UZghBoqq+cOhprmVPwmPXvV2m877o7PA6sp6JrXcBrgPVQIoHuan7MY?= =?utf-8?q?5xhboKiHiGIUp4ZWo+Q/x3m2zAbeNa0YJBtQhFK0T5NLGCXzOL7L/Doqs64fJvYaz?= =?utf-8?q?EAk8UWrnIB62H27qC1fqSljnezQiY5uwPhh8n7BEoiYzko9aCiODucAapVhA6xmYQ?= =?utf-8?q?/jiP0DQrYrRnN5ZtAtrJOo05BqVKvxOZO4Y1XmyF85BKnDEBGp++GA4bW0n7V3/0j?= =?utf-8?q?1A1e+tvA77P+6gQCy77XJTybrOtkXE3RWfhAQo9uMfiS9jQhaJILdr+Qbq/n0WhYr?= =?utf-8?q?9b9m46i4cp3P+XRw4Ye58mbcJoMiEThyNHrQJICN6Yyt6Jda3nVeGYgaos+AkpSEq?= =?utf-8?q?Z6F+Ut6PDWH/+blsAzZv+Ou8NfEaLNVZNWLyblB0PE1Bfm39qGoR7lDjgTTO5kczd?= =?utf-8?q?Is0eFmf8o3BjTc+wIZR9Car/Mm5skdkzyLl9OXuZDLeiR2DDArdfMO/xWm9cpiYkC?= =?utf-8?q?ywdORe4RsEiRgoH8SqK2zIH78OrnMaZKe9MDY0505nZMaXaFeHix2ZW3aSfVCcRQi?= =?utf-8?q?Sbdk9pwQ3sG5iSIrHvBznUyGxWsVSIEK5ZA0/6cdWI6NhimwauwZXefo1N+hGSoUn?= =?utf-8?q?zT10rW8iEajRAKOPCNkVbjeqQvbqcQx6pr+D2uLu0TfbOH5MD1c8wO9hWrwji29Xb?= =?utf-8?q?WnHDud6I3eCJF5yiUTNPFd3Re4AjvFl/0ej4cx/2BAcjmPsHu5HyvjjHQVq5BAzOy?= =?utf-8?q?QYxB9kVrCXmws7dpG/qPoReS3kglvaG2+UlnAcgkDywFOmeL7BlkLcoI1rukMK5E4?= =?utf-8?q?SfBNb0e+JuwK7zZ56q8NTK6gQGHlf09bFM0QnMiPw/9kexwxQQnA+JeU20EId2a6b?= =?utf-8?q?vsao4c9pToqj1Hdqj7mdCmVitUUmR28fG7rm/EiiwpSCJP6YnWvpbEivroC33motM?= =?utf-8?q?/oAcz9ZRuDQkTwnsKrlpYi8X8xpcRT5bz3TPbrd3CJnuJ3XG6NYnbropZgan5gqQQ?= =?utf-8?q?5G5LhTWwLZwNazKeAGsXfI2MXFNLgefehDME4ME82YgEHgSyYjRojlM8hY0hjQKi+?= =?utf-8?q?TeeGXE4vmUDsTGvpE642VjTKpRfr38mPWg=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 350342ae-3518-4deb-f4a2-08dcc8e7a0f0 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Aug 2024 11:33:54.4388 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: WFfN0BXvgfTX+WbNeYmAgxiqs7uqTTU+lfc1JSM3/sktoZgEP4tyXPNFil7NLtB7EPXl47tpIaq+6kCdEHCc382sbtzxx0l1fNJrmNlWsw4= X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB6989 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240830_043401_241701_E9298406 X-CRM114-Status: GOOD ( 10.03 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Ciprian Marian Costea Adding 100mhz & 200mhz pinmux support for uSDHC helps to enable higher speed modes for SD (SDR50, DDR50, SDR104) and eMMC (such as HS200, HS400/HS400ES). Signed-off-by: Radu Pirea Signed-off-by: Ciprian Marian Costea Reviewed-by: Matthias Brugger --- arch/arm64/boot/dts/freescale/s32g2.dtsi | 153 ++++++++++++++++++ .../arm64/boot/dts/freescale/s32g274a-evb.dts | 4 + .../boot/dts/freescale/s32g274a-rdb2.dts | 4 + arch/arm64/boot/dts/freescale/s32g3.dtsi | 153 ++++++++++++++++++ .../boot/dts/freescale/s32g399a-rdb3.dts | 4 + 5 files changed, 318 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts/freescale/s32g2.dtsi index fa054bfe7d5c..7be430b78c83 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -162,6 +162,159 @@ jtag-grp4 { slew-rate = <166>; }; }; + + pinctrl_usdhc0: usdhc0grp-pins { + usdhc0-grp0 { + pinmux = <0x2e1>, + <0x381>; + output-enable; + bias-pull-down; + slew-rate = <150>; + }; + + usdhc0-grp1 { + pinmux = <0x2f1>, + <0x301>, + <0x311>, + <0x321>, + <0x331>, + <0x341>, + <0x351>, + <0x361>, + <0x371>; + output-enable; + input-enable; + bias-pull-up; + slew-rate = <150>; + }; + + usdhc0-grp2 { + pinmux = <0x391>; + output-enable; + slew-rate = <150>; + }; + + usdhc0-grp3 { + pinmux = <0x3a0>; + input-enable; + slew-rate = <150>; + }; + + usdhc0-grp4 { + pinmux = <0x2032>, + <0x2042>, + <0x2052>, + <0x2062>, + <0x2072>, + <0x2082>, + <0x2092>, + <0x20a2>, + <0x20b2>, + <0x20c2>; + }; + }; + + pinctrl_usdhc0_100mhz: usdhc0-100mhzgrp-pins { + usdhc0-100mhz-grp0 { + pinmux = <0x2e1>, + <0x381>; + output-enable; + bias-pull-down; + slew-rate = <150>; + }; + + usdhc0-100mhz-grp1 { + pinmux = <0x2f1>, + <0x301>, + <0x311>, + <0x321>, + <0x331>, + <0x341>, + <0x351>, + <0x361>, + <0x371>; + output-enable; + input-enable; + bias-pull-up; + slew-rate = <150>; + }; + + usdhc0-100mhz-grp2 { + pinmux = <0x391>; + output-enable; + slew-rate = <150>; + }; + + usdhc0-100mhz-grp3 { + pinmux = <0x3a0>; + input-enable; + slew-rate = <150>; + }; + + usdhc0-100mhz-grp4 { + pinmux = <0x2032>, + <0x2042>, + <0x2052>, + <0x2062>, + <0x2072>, + <0x2082>, + <0x2092>, + <0x20a2>, + <0x20b2>, + <0x20c2>; + }; + }; + + pinctrl_usdhc0_200mhz: usdhc0-200mhzgrp-pins { + usdhc0-200mhz-grp0 { + pinmux = <0x2e1>, + <0x381>; + output-enable; + bias-pull-down; + slew-rate = <208>; + }; + + usdhc0-200mhz-grp1 { + pinmux = <0x2f1>, + <0x301>, + <0x311>, + <0x321>, + <0x331>, + <0x341>, + <0x351>, + <0x361>, + <0x371>; + output-enable; + input-enable; + bias-pull-up; + slew-rate = <208>; + }; + + usdhc0-200mhz-grp2 { + pinmux = <0x391>; + output-enable; + slew-rate = <208>; + }; + + usdhc0-200mhz-grp3 { + pinmux = <0x3a0>; + input-enable; + slew-rate = <208>; + }; + + usdhc0-200mhz-grp4 { + pinmux = <0x2032>, + <0x2042>, + <0x2052>, + <0x2062>, + <0x2072>, + <0x2082>, + <0x2092>, + <0x20a2>, + <0x20b2>, + <0x20c2>; + }; + }; }; uart0: serial@401c8000 { diff --git a/arch/arm64/boot/dts/freescale/s32g274a-evb.dts b/arch/arm64/boot/dts/freescale/s32g274a-evb.dts index dbe498798bd9..7ab917f547ef 100644 --- a/arch/arm64/boot/dts/freescale/s32g274a-evb.dts +++ b/arch/arm64/boot/dts/freescale/s32g274a-evb.dts @@ -34,6 +34,10 @@ &uart0 { }; &usdhc0 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc0>; + pinctrl-1 = <&pinctrl_usdhc0_100mhz>; + pinctrl-2 = <&pinctrl_usdhc0_200mhz>; disable-wp; status = "okay"; }; diff --git a/arch/arm64/boot/dts/freescale/s32g274a-rdb2.dts b/arch/arm64/boot/dts/freescale/s32g274a-rdb2.dts index ab1e5caaeae7..8739f63771bc 100644 --- a/arch/arm64/boot/dts/freescale/s32g274a-rdb2.dts +++ b/arch/arm64/boot/dts/freescale/s32g274a-rdb2.dts @@ -40,6 +40,10 @@ &uart1 { }; &usdhc0 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc0>; + pinctrl-1 = <&pinctrl_usdhc0_100mhz>; + pinctrl-2 = <&pinctrl_usdhc0_200mhz>; disable-wp; status = "okay"; }; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts/freescale/s32g3.dtsi index b4226a9143c8..6c572ffe37ca 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -219,6 +219,159 @@ jtag-grp4 { slew-rate = <166>; }; }; + + pinctrl_usdhc0: usdhc0grp-pins { + usdhc0-grp0 { + pinmux = <0x2e1>, + <0x381>; + output-enable; + bias-pull-down; + slew-rate = <150>; + }; + + usdhc0-grp1 { + pinmux = <0x2f1>, + <0x301>, + <0x311>, + <0x321>, + <0x331>, + <0x341>, + <0x351>, + <0x361>, + <0x371>; + output-enable; + input-enable; + bias-pull-up; + slew-rate = <150>; + }; + + usdhc0-grp2 { + pinmux = <0x391>; + output-enable; + slew-rate = <150>; + }; + + usdhc0-grp3 { + pinmux = <0x3a0>; + input-enable; + slew-rate = <150>; + }; + + usdhc0-grp4 { + pinmux = <0x2032>, + <0x2042>, + <0x2052>, + <0x2062>, + <0x2072>, + <0x2082>, + <0x2092>, + <0x20a2>, + <0x20b2>, + <0x20c2>; + }; + }; + + pinctrl_usdhc0_100mhz: usdhc0-100mhzgrp-pins { + usdhc0-100mhz-grp0 { + pinmux = <0x2e1>, + <0x381>; + output-enable; + bias-pull-down; + slew-rate = <150>; + }; + + usdhc0-100mhz-grp1 { + pinmux = <0x2f1>, + <0x301>, + <0x311>, + <0x321>, + <0x331>, + <0x341>, + <0x351>, + <0x361>, + <0x371>; + output-enable; + input-enable; + bias-pull-up; + slew-rate = <150>; + }; + + usdhc0-100mhz-grp2 { + pinmux = <0x391>; + output-enable; + slew-rate = <150>; + }; + + usdhc0-100mhz-grp3 { + pinmux = <0x3a0>; + input-enable; + slew-rate = <150>; + }; + + usdhc0-100mhz-grp4 { + pinmux = <0x2032>, + <0x2042>, + <0x2052>, + <0x2062>, + <0x2072>, + <0x2082>, + <0x2092>, + <0x20a2>, + <0x20b2>, + <0x20c2>; + }; + }; + + pinctrl_usdhc0_200mhz: usdhc0-200mhzgrp-pins { + usdhc0-200mhz-grp0 { + pinmux = <0x2e1>, + <0x381>; + output-enable; + bias-pull-down; + slew-rate = <208>; + }; + + usdhc0-200mhz-grp1 { + pinmux = <0x2f1>, + <0x301>, + <0x311>, + <0x321>, + <0x331>, + <0x341>, + <0x351>, + <0x361>, + <0x371>; + output-enable; + input-enable; + bias-pull-up; + slew-rate = <208>; + }; + + usdhc0-200mhz-grp2 { + pinmux = <0x391>; + output-enable; + slew-rate = <208>; + }; + + usdhc0-200mhz-grp3 { + pinmux = <0x3a0>; + input-enable; + slew-rate = <208>; + }; + + usdhc0-200mhz-grp4 { + pinmux = <0x2032>, + <0x2042>, + <0x2052>, + <0x2062>, + <0x2072>, + <0x2082>, + <0x2092>, + <0x20a2>, + <0x20b2>, + <0x20c2>; + }; + }; }; uart0: serial@401c8000 { diff --git a/arch/arm64/boot/dts/freescale/s32g399a-rdb3.dts b/arch/arm64/boot/dts/freescale/s32g399a-rdb3.dts index 176e5af191c8..828e353455b5 100644 --- a/arch/arm64/boot/dts/freescale/s32g399a-rdb3.dts +++ b/arch/arm64/boot/dts/freescale/s32g399a-rdb3.dts @@ -40,6 +40,10 @@ &uart1 { }; &usdhc0 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc0>; + pinctrl-1 = <&pinctrl_usdhc0_100mhz>; + pinctrl-2 = <&pinctrl_usdhc0_200mhz>; bus-width = <8>; disable-wp; status = "okay";