From patchwork Fri Oct 18 19:15:37 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Taniya Das X-Patchwork-Id: 13842278 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 2F809D3E189 for ; Fri, 18 Oct 2024 19:27:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:CC:To:In-Reply-To:References :Message-ID:Content-Transfer-Encoding:Content-Type:MIME-Version:Subject:Date: From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Q1Rh1NMn9mFTZqxIbgkYI5z4ssdrHNc/hrU2O5EAbmM=; b=NV6bebP4q5Ey0guQcbkJc+M56m 7ziJ8lbCtJJTvMWDsQKWiTluiAxYZcgzmw1iS4d5lH9b044A7p70dAvKYThW5WN3MQu8yhYcXuaK8 4wCfSYU2FW5MdJ11iBXsj2ir1qtJr/03WqTFqRKkbD3dVUb8CyOan9EVezUBhPRPjWTCOxNPFS2Cl VFlsbI3xvyg7rn+7x0X/8t37XldUUy3exK2y6XcUoYiceKB+pFO259zz5nSzAxT1us5a+SVC769G9 n7iz52CLY0ZMGruBXWSLytqpqRy2Ev4OZ+NWVB65tfdgjGD8kdhQ+0UyZ1amcEEk/O1Yjzt8abqY+ +n4OMCFw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1t1scg-00000001nNU-2Fey; Fri, 18 Oct 2024 19:26:54 +0000 Received: from mx0a-0031df01.pphosted.com ([205.220.168.131]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1t1sSZ-00000001lle-0IbJ for linux-arm-kernel@lists.infradead.org; Fri, 18 Oct 2024 19:16:28 +0000 Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49IEujZv029139; Fri, 18 Oct 2024 19:15:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Q1Rh1NMn9mFTZqxIbgkYI5z4ssdrHNc/hrU2O5EAbmM=; b=JqnVEp7SJyElo21k I8IMSpsVo9mDslOP71x2p/z7PfwHO6L7jW74z251wJ0+RknuW1DOs+3rl2AaX2Zj Rj0iJJBM1p2MmeaJiE6kPjznCz8BCxXfSukdETo/bJd/GSFG/TabWIBWxPEhSCw/ oiGxvxLQLIqpOHHDfhKVFUetFj6qOzfPZVHGQkjwv76ANy3UGxMWgVeBu9okMPFM OK93mwtYmLtrlSSh52rQLxxdwh7WnPhFvRRJH+xi0P6wGlqk022xPmTqkAaH+d3g rcE1JeHomAHRKj7EIunTpq2dYWEWibXKrfWPNh5tWRxROh4wOSPdZunVO95Shp47 vlMQhQ== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 42bhbqaax0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 18 Oct 2024 19:15:56 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 49IJFtFB007327 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 18 Oct 2024 19:15:55 GMT Received: from hu-tdas-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 18 Oct 2024 12:15:50 -0700 From: Taniya Das Date: Sat, 19 Oct 2024 00:45:37 +0530 Subject: [PATCH 01/11] clk: qcom: Update the support for alpha mode configuration MIME-Version: 1.0 Message-ID: <20241019-qcs615-mm-clockcontroller-v1-1-4cfb96d779ae@quicinc.com> References: <20241019-qcs615-mm-clockcontroller-v1-0-4cfb96d779ae@quicinc.com> In-Reply-To: <20241019-qcs615-mm-clockcontroller-v1-0-4cfb96d779ae@quicinc.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Abhishek Sahu , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon CC: Ajit Pandey , Imran Shaik , Jagadeesh Kona , "Stephen Boyd" , , , , , , "Taniya Das" X-Mailer: b4 0.15-dev-aa3f6 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: nZP7a8EglYgqmmRJA6xVgT4TpSRJ5p3j X-Proofpoint-GUID: nZP7a8EglYgqmmRJA6xVgT4TpSRJ5p3j X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 lowpriorityscore=0 spamscore=0 phishscore=0 mlxscore=0 bulkscore=0 clxscore=1015 suspectscore=0 mlxlogscore=999 priorityscore=1501 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410180123 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241018_121627_130633_19941A42 X-CRM114-Status: GOOD ( 11.22 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The alpha_en_mask and alpha_mode_mask must be applied within the clk_alpha_pll_configure() function to ensure proper configuration of the alpha mode of the PLL. Fixes: c45ae598fc16 ("clk: qcom: support for alpha mode configuration") Signed-off-by: Taniya Das Reviewed-by: Dmitry Baryshkov Tested-by: Gabor Juhos --- drivers/clk/qcom/clk-alpha-pll.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/clk/qcom/clk-alpha-pll.c b/drivers/clk/qcom/clk-alpha-pll.c index f9105443d7dbb104e3cb091e59f43df25999f8b3..03cc7aa092480bfdd9eaa986d44f0545944b3b89 100644 --- a/drivers/clk/qcom/clk-alpha-pll.c +++ b/drivers/clk/qcom/clk-alpha-pll.c @@ -421,6 +421,8 @@ void clk_alpha_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap, mask |= config->pre_div_mask; mask |= config->post_div_mask; mask |= config->vco_mask; + mask |= config->alpha_en_mask; + mask |= config->alpha_mode_mask; regmap_update_bits(regmap, PLL_USER_CTL(pll), mask, val);