From patchwork Thu Mar 6 16:56:07 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Riesch X-Patchwork-Id: 14005013 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id EEDEEC28B24 for ; Thu, 6 Mar 2025 17:08:58 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:MIME-Version:Cc:To: In-Reply-To:References:Message-Id:Content-Transfer-Encoding:Content-Type: Subject:Date:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=1vI0qo/HsDvHOZgHd4CFjZl2tz/cnikjW0SqfZTuO90=; b=k7b+Hi/NDvspzp+d9d2bYdkQya WWFrI3wO+6btup5WlWZhSKG7Z5Qgt/Gu2sOotPFh7s/4BawNmmraT05v5JbmILyo4WA98hDpuXGh9 psbs/vTU0SuAxdtTm3iEtUSmv4wRLT2YU49ZoI1nmKKx3SjLsskReviq4MSTXOrhchYZnNSUbO0Al vyD9qMoe1JHmyX29JHzPXUpuNAUI65YMxUd5kXKP9RYH4QZG2ZzIBHLtGwOLz8oi50w8hWNpPJ57q VjOIcYcjBL6V0LCIc24mFMxQKfUKIOvJaQm7wU5XQzdRqcKlYjKRahnUzOqBFZhjCyKVyo5MLbX/a eqpmCr0w==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tqEiF-0000000Bd9Y-0PDI; Thu, 06 Mar 2025 17:08:47 +0000 Received: from mail-northeuropeazlp170120003.outbound.protection.outlook.com ([2a01:111:f403:c200::3] helo=DU2PR03CU002.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tqEWI-0000000BafT-2YvV; Thu, 06 Mar 2025 16:56:27 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=x7qTS5x9YZyS+y5Pv0poQsmJoksDupStm+qYqnsVwWyNkiIGKmUy+ibnOQUEtfKtQmSz+WdTkPLuhjAveMo8Wel1zmSImC3aCdQ/JzmFnXin3z35cR/ZkSEZ0ckVG4EJUvDE0DqTVaWb81isgSRkj9gP2c0cnK7mHUtIXvBKmDBfUtt1o8f5/Nt+MAcRW5dcepxn88WLu3shLJo+/PD9f2LUsoC4H2DI2SwtAHWPmIQ94zuG/2nO1LJzwB389ExildxQTjN78VMhyAmwJ9B76guczYmLMBXY3rK0hWmW0ea6qe9TBeyAZmhbpedowrJnshfyp2adSMwLRHwKqhG4OA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1vI0qo/HsDvHOZgHd4CFjZl2tz/cnikjW0SqfZTuO90=; b=FCqF2zu9S9R4tVldhaQbeGWlqrivz+Pkse0fLYplutOYDHzypdZT06yl3RzD9II+QEm3rvQg0MpCGX4D/Cc56AHgE4n0XVnIhNzAiB7xkvNz4+MBMds/pui0t2eVSGCMQCIvknscZ5kHlkBpUHNgoeZttGTzF+dC90gpt7y8cIg8LtPlt5IbrBVolmW+XhNQhy9mQYL2SmWikDXNqD0ClrBx+QyZ+0Bs27E6i3cM2cq4M2tAhVDUNN8LFbaQqwb1EubJC3BxNtGzzi//RAImms4X4EMeQBVWZ4pqh7zz8uXWBVhO0Dzig7m9LIncH0b7huZO4LFfPWiYaH1U9kehmg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wolfvision.net; dmarc=pass action=none header.from=wolfvision.net; dkim=pass header.d=wolfvision.net; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=wolfvision.net; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1vI0qo/HsDvHOZgHd4CFjZl2tz/cnikjW0SqfZTuO90=; b=DRsP9dAWj2mR3DX3eho9/nUDDn3XRBi7eEbXWQGcZECVFphFzVL7yQ2D3pvizzwSnAinEreTI437kE9dv47NcZVTKxStSPzYyLBzkBW7XTl2KEw8uwzcthFBD3SKYv5GfrPJRtY8roQZAwxGG/rBgy3e1Nd3EfcUjUb4PDpxznY= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=wolfvision.net; Received: from DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) by GV1PR08MB11001.eurprd08.prod.outlook.com (2603:10a6:150:1f2::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8511.16; Thu, 6 Mar 2025 16:56:18 +0000 Received: from DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d]) by DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d%5]) with mapi id 15.20.8511.017; Thu, 6 Mar 2025 16:56:18 +0000 From: Michael Riesch Date: Thu, 06 Mar 2025 17:56:07 +0100 Subject: [PATCH v5 06/11] media: rockchip: rkcif: add driver for mipi csi-2 host Message-Id: <20250306-v6-8-topic-rk3568-vicap-v5-6-f02152534f3c@wolfvision.net> References: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> In-Reply-To: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> To: Mehdi Djait , Maxime Chevallier , =?utf-8?q?Th=C3=A9o_Leb?= =?utf-8?q?run?= , Gerald Loacker , Thomas Petazzoni , Laurent Pinchart , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Kever Yang , Nicolas Dufresne , Sebastian Fricke , Sebastian Reichel , Paul Kocialkowski , Alexander Shiyan , Val Packett , Rob Herring , Philipp Zabel , Sakari Ailus Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, Michael Riesch X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1741280167; l=20423; i=michael.riesch@wolfvision.net; s=20240405; h=from:subject:message-id; bh=oVfAJlYN41cP585X9vYiVHKQ/20Qved2iXZOz9E6u0Y=; b=0ggfzlwjaxe+72Zh0QUuI0hOJNaf52LQWj8sIKPKdcZ226vNMoBan3CAE6nHxDJRuBWkUV8Vf qoA5pzZCg2lAryVnepx5xnvPgmsVC25DmTyIwRdsFhPJYxodXGUQX5z X-Developer-Key: i=michael.riesch@wolfvision.net; a=ed25519; pk=cSJmgKSH3B6kdCIDCl+IYDW1Pw/Ybc6g9rmnUd/G7Ck= X-ClientProxiedBy: VI1PR04CA0133.eurprd04.prod.outlook.com (2603:10a6:803:f0::31) To DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR08MB9155:EE_|GV1PR08MB11001:EE_ X-MS-Office365-Filtering-Correlation-Id: 6fd7c742-40d8-4cd8-0063-08dd5ccfd091 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|52116014|1800799024|366016|921020|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?PkkWYW6KeMB2JuSj+oNhc2BmgKGW/ly?= =?utf-8?q?UAbo+gU/7zjxU6ieQJMA5jdHAguxkIaEi8A4ueWrhV/xEUvX4SQKgyNitV8LolDzr?= =?utf-8?q?VhNrp7NU1esb3v/SBp6aAHxUAkPcDvrmI706/2BOGa5HnIkO8rJxxKDo87shNgC3I?= =?utf-8?q?hmIn49BDMIHVUXWuI2PJZRDbXAoRS7VGi1PiogFd3o3UzLx14hzlKDNfw7Av06BLS?= =?utf-8?q?StNLt8p95vHzcaEDaBueUGt1enl+QKrmtA7YiKokNyRSjMv9VoHn12ne4KENAVQm6?= =?utf-8?q?QOpqzVWVT+laYE8qzWL0LvAAp2AhfGam5Yj9zS5vvy32ummpkVvaP5xoz4vJVYCB1?= =?utf-8?q?KXpeXg5EKL2i3D+69OXNDJny+TIeEiES5CwtAUTYHbmyarFuDiPTLxTMyTPGFdN5j?= =?utf-8?q?pLFY4dsqWqLcZYjZN1CJG/eclSJUQXRL+jEDPPPTlY65AYGbX4cv7WOG1hF61eVeu?= =?utf-8?q?SxifBg+TAPv7n784BVV/3RtsDqv7lZmeKuyp6JgDhNWBwjrDd2D/TxGmFAqdYKvxh?= =?utf-8?q?xXOgOdXfcdEiFmMHyqFR5C1Gt36zhz7+I5XKuqn93Vkq1qqQ2oz37GUDjuXgz222v?= =?utf-8?q?nH7KsJvmYi2hYAZQ7DokeLuzVsOL8MPB5kV9ina8vQfREIfDengN6X+bH+3sY5fz1?= =?utf-8?q?kIc6/lnd1rrkP+suH1P4XpMBClQ5AD/gSgLbUdxK50QmqgzdRmRWeJZMLIw+aeBrS?= =?utf-8?q?ciDv6LE+33FcmCUBaaMaS9qJdCEdVfDO/39uvkVTecD9Is4inkL1CmHmilZ88j7ve?= =?utf-8?q?/c4Z5RfHgQglAN9k1TSlP9my2ylJPGHfpNw8mjmeOOKa0Cb8nXUFcMGsnhZi02PWk?= =?utf-8?q?GXU/u8I694hSDsky6w+dZnbQB40ZKryVK65A8zRas/+DyscwSAcwtcTpdlfiuHGsp?= =?utf-8?q?ukZReKXg5//ShW9pXe/7KZ8hnxyYBszr7SXQw7IxwoFgn+XTAsakWDoEiFVfcrbPN?= =?utf-8?q?XP9KAMkGbyD8oz9jWsDJtc3hJBTI/i5By+tWipouqKd+D9+ywDDf+l5cRYZ7usgM2?= =?utf-8?q?KfruXhQefUFOF2qOzwkggFm2O++zCF/uzk7R068PeWOfx1x8KkzGQPmOZkl7QY30I?= =?utf-8?q?/pP+0ijrpl72js9gVKWsQlOQXOcc+cXgR/iVDzjNV25vQZwbFdft7u+U8nTL6i8mg?= =?utf-8?q?9CSUPAA9bRN3JFt2oF7Pfk2OZm6bcXv7hs7g0qG4/tCaHvpHok5iIpHSbvhOYBqSt?= =?utf-8?q?pUve4BbP8HEUOiS/ZVi90KhKvnP9Ner0tkfATiyrQe+02KCBfilCvezUN+o/xsuyz?= =?utf-8?q?QHM6NU+jygn+3w4ek3M5mZj7UQdBjCaxYCyreSpTjmeF3mk5y1XrMcU2UGul/ePa0?= =?utf-8?q?fVOSoDylF0D9BNZyGbJ2e0GwEbN6WscjOpoFrQfItlOIbJ6SQrr+iF1ntxscigORV?= =?utf-8?q?1jYXD/OQoB77kl3kN6IPzkIgBUssAxc+A=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR08MB9155.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(52116014)(1800799024)(366016)(921020)(38350700014);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?625/LQGNqSWuyl+CgvDlW+ECIxlh?= =?utf-8?q?pfQk8jtVTO5lUV1iQBeYoLlrcut97s2G9rL1OPLalJRZ7fKXdC/yGXa2gT6bII9XS?= =?utf-8?q?EeRIFHX71SyE52cdxTGWiDKGfMrb4QlaXHa8QTa5ncNQ0iPxIkM+x1JIHs4EuBY1k?= =?utf-8?q?1DuNGsSteHAYtpiB6RNx4wo10Nf2DySvCWtH1XCeuyaH0azYeXPNwmcVGuOYmvLEf?= =?utf-8?q?+HDDo8oRPk13f3VYBs/VVe1gfneqgc2jwpJ/4Q62ZMyVlde+lb6PwaWXc+Zyppkbe?= =?utf-8?q?S9I8eimRCMhJSgvA+QuBMJjp0/6LdXfm7o/BZ+mNepvfL1ZbnGCeU6bcq7QUgBfQB?= =?utf-8?q?XuhL93blzhYnqcdgWrGWdVRpOc6mIKUnBPjMHLQNrocPEgu0id07cvW6s6tDQe08G?= =?utf-8?q?31VTM8sRSnFRX5ill1sV9krc+NUcLBEdyVqlxItFns0V79+sOFBQkDkHFNM+O5jxU?= =?utf-8?q?P4oUWhiR56G+VkGDAIImU+cOePxuY9pdEDjtQdbVzcJNTaAjOuiMg1PG7Q61/Sn+o?= =?utf-8?q?K3hmB7RzLsxY19WwCQiPlhcIpeX2hc7rHu/S+Xo5gorfHiHTC5BaYD8lB8H0n4djY?= =?utf-8?q?OCoBtYIGHG3xABjWtyNlCchYDg5X1k7YfhfBtL2chGm3HRa7IPtHccSuWFzogJ5n6?= =?utf-8?q?6/DcbkmjWJb/AA8RS45Wlo5z1/pXJdoIwbrjWltCB9HQVWjcgamO9QQE+mFI7XSko?= =?utf-8?q?dxzqui3dzVZqe+7VLaEnKwJIR4y+GLtx/sUyENLCiijaT/KK58iFT4TUqW8UvxXAQ?= =?utf-8?q?j/L6otNJutS2VWsXwk1GSbC11f5NbR8/5KbzJR/fK+TDZIS1+wNsUeqRT6hoQNh3Q?= =?utf-8?q?G+nEBUUUz+v1r2xQX5zTbMJievE4gHSvk8VMkM1gtbzBSDLrYfwHHdZ/wdcJF+g6I?= =?utf-8?q?8sLkt+fbnjQmOIgmzMRsQx4WlZCL1L8FEEIaDEqlvjdG+tdE/X/wGQErp/s2YdZQ1?= =?utf-8?q?Nzp/KgsJYOYUXFJ5kH/SDKyS9DAuva2G3hsDPIntrjrBReSA/tAoPQfzgDJQ0/RJj?= =?utf-8?q?gD9eji8PVJh/vcnjG7pnrYA+0p1w/ILsu9mwqIUAnAbEqK9we/GNyphZY603GO4v1?= =?utf-8?q?ku5tKt6FwEwxKxKvNK36Fp01K/+/nWUbNBYMXAy7nIDfw8kw8cprajhXLHu1pg4KE?= =?utf-8?q?g0Kf1Px1v8xi9BMTjmOXXHSvZ08svfWciOGFMTfWauajuIuB+whp6wPf/xUath0RG?= =?utf-8?q?OB0Dc5RsipBooevR8LBvG8KHQJ0zR7ZNESxURhXyZKAczRPqs/7nM0prLTYGBCSje?= =?utf-8?q?egKVtqKFrpsCBKLHIrnD7R+iSgzg5HeRRtmj8Df2XnvsjhAUHBhkH/VX6qvqBL86v?= =?utf-8?q?JLZw8BbF8UEoAWnX+9foBUcOz0V870M8IR4MpyyAprGzSpn035SpoSDjyBZCxmIk9?= =?utf-8?q?zpfXNVSuKcjgUrGbugZPtF3yVSE7BIc/4sBMFKTerru2S//tb1dCcINnzT+KM3gyJ?= =?utf-8?q?xcBYxXz5ii3KFV3hCwsfJYNGDSysC3nZX9NJANzYlQjzFdpE0klVDWrENqqPLhwGx?= =?utf-8?q?g+/wFnhr7puPK6uIrraaNhUzCfWr0Hnpmw=3D=3D?= X-OriginatorOrg: wolfvision.net X-MS-Exchange-CrossTenant-Network-Message-Id: 6fd7c742-40d8-4cd8-0063-08dd5ccfd091 X-MS-Exchange-CrossTenant-AuthSource: DU0PR08MB9155.eurprd08.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2025 16:56:18.5141 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: mtCKKXN19Ep4MT9YzdO0Xru+IR2lAuWszQTTzI7jE6q6FhZnbmjjsVc8nIl3HBnEKac2J6eH9dF4brRKBrrq6kB2YBjJ953wtdnR+0/YSHs= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB11001 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250306_085626_688540_B3ED33B6 X-CRM114-Status: GOOD ( 15.00 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The Rockchip RK3568 MIPI CSI-2 Host is a CSI-2 bridge with one input port and one output port. It receives the data with the help of an external MIPI PHY (C-PHY or D-PHY) and passes it to the Rockchip RK3568 Video Capture (VICAP) block. Add a V4L2 subdevice driver for this unit. Signed-off-by: Michael Riesch --- drivers/media/platform/rockchip/rkcif/Makefile | 3 + .../platform/rockchip/rkcif/rkcif-mipi-csi-host.c | 731 +++++++++++++++++++++ 2 files changed, 734 insertions(+) diff --git a/drivers/media/platform/rockchip/rkcif/Makefile b/drivers/media/platform/rockchip/rkcif/Makefile index 818424972c7b..f3a91912c373 100644 --- a/drivers/media/platform/rockchip/rkcif/Makefile +++ b/drivers/media/platform/rockchip/rkcif/Makefile @@ -5,3 +5,6 @@ rockchip-cif-objs += rkcif-dev.o \ rkcif-capture-mipi.o \ rkcif-interface.o \ rkcif-stream.o + +obj-$(CONFIG_VIDEO_ROCKCHIP_CIF) += rockchip-mipi-csi.o +rockchip-mipi-csi-objs += rkcif-mipi-csi-host.o diff --git a/drivers/media/platform/rockchip/rkcif/rkcif-mipi-csi-host.c b/drivers/media/platform/rockchip/rkcif/rkcif-mipi-csi-host.c new file mode 100644 index 000000000000..58eb4b102d48 --- /dev/null +++ b/drivers/media/platform/rockchip/rkcif/rkcif-mipi-csi-host.c @@ -0,0 +1,731 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Rockchip MIPI CSI-2 Host Driver + * + * Copyright (C) 2019 Rockchip Electronics Co., Ltd. + * Copyright (C) 2025 Michael Riesch + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include + +#define CSI2HOST_N_LANES 0x04 +#define CSI2HOST_CSI2_RESETN 0x10 +#define CSI2HOST_PHY_STATE 0x14 +#define CSI2HOST_ERR1 0x20 +#define CSI2HOST_ERR2 0x24 +#define CSI2HOST_MSK1 0x28 +#define CSI2HOST_MSK2 0x2c +#define CSI2HOST_CONTROL 0x40 + +#define SW_CPHY_EN(x) ((x) << 0) +#define SW_DSI_EN(x) ((x) << 4) +#define SW_DATATYPE_FS(x) ((x) << 8) +#define SW_DATATYPE_FE(x) ((x) << 14) +#define SW_DATATYPE_LS(x) ((x) << 20) +#define SW_DATATYPE_LE(x) ((x) << 26) + +#define RKCIF_CSI_CLKS_MAX 1 + +enum { + RKCIF_CSI_PAD_SINK, + RKCIF_CSI_PAD_SRC, + RKCIF_CSI_PAD_MAX, +}; + +struct rkcif_csi_format { + u32 code; + u8 depth; + u8 csi_dt; +}; + +struct rkcif_csi_device { + struct device *dev; + + void __iomem *base_addr; + struct clk_bulk_data *clks; + unsigned int clks_num; + struct phy *phy; + struct reset_control *reset; + + const struct rkcif_csi_format *formats; + unsigned int formats_num; + + struct media_pad pads[RKCIF_CSI_PAD_MAX]; + struct v4l2_async_notifier notifier; + struct v4l2_fwnode_endpoint vep; + struct v4l2_subdev sd; + + struct v4l2_subdev *source_sd; + u32 source_pad; +}; + +const struct v4l2_mbus_framefmt default_format = { + .width = 3840, + .height = 2160, + .code = MEDIA_BUS_FMT_SRGGB10_1X10, + .field = V4L2_FIELD_NONE, + .colorspace = V4L2_COLORSPACE_RAW, + .ycbcr_enc = V4L2_YCBCR_ENC_601, + .quantization = V4L2_QUANTIZATION_FULL_RANGE, + .xfer_func = V4L2_XFER_FUNC_NONE, +}; + +static const struct rkcif_csi_format formats[] = { + /* YUV formats */ + { + .code = MEDIA_BUS_FMT_YUYV8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + { + .code = MEDIA_BUS_FMT_UYVY8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + { + .code = MEDIA_BUS_FMT_YVYU8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + { + .code = MEDIA_BUS_FMT_VYUY8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + /* RGB formats */ + { + .code = MEDIA_BUS_FMT_RGB888_1X24, + .depth = 24, + .csi_dt = MIPI_CSI2_DT_RGB888, + }, + { + .code = MEDIA_BUS_FMT_BGR888_1X24, + .depth = 24, + .csi_dt = MIPI_CSI2_DT_RGB888, + }, + /* Bayer formats */ + { + .code = MEDIA_BUS_FMT_SBGGR8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SGBRG8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SGRBG8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SRGGB8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SBGGR10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SGBRG10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SGRBG10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SRGGB10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SBGGR12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, + { + .code = MEDIA_BUS_FMT_SGBRG12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, + { + .code = MEDIA_BUS_FMT_SGRBG12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, + { + .code = MEDIA_BUS_FMT_SRGGB12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, +}; + +static inline struct rkcif_csi_device *to_rkcif_csi(struct v4l2_subdev *sd) +{ + return container_of(sd, struct rkcif_csi_device, sd); +} + +static inline __maybe_unused void +rkcif_csi_write(struct rkcif_csi_device *csi_dev, unsigned int addr, u32 val) +{ + writel(val, csi_dev->base_addr + addr); +} + +static inline __maybe_unused u32 +rkcif_csi_read(struct rkcif_csi_device *csi_dev, unsigned int addr) +{ + return readl(csi_dev->base_addr + addr); +} + +static const struct rkcif_csi_format * +rkcif_csi_find_format(struct rkcif_csi_device *csi_dev, u32 mbus_code) +{ + const struct rkcif_csi_format *format; + + WARN_ON(csi_dev->formats_num == 0); + + for (int i = 0; i < csi_dev->formats_num; i++) { + format = &csi_dev->formats[i]; + if (format->code == mbus_code) + return format; + } + + return NULL; +} + +static int rkcif_csi_start(struct rkcif_csi_device *csi_dev) +{ + enum v4l2_mbus_type bus_type = csi_dev->vep.bus_type; + union phy_configure_opts opts; + s64 link_freq; + u32 lanes = csi_dev->vep.bus.mipi_csi2.num_data_lanes; + u32 control = 0; + + if (lanes < 1 || lanes > 4) + return -EINVAL; + + /* set mult and div to 0, thus completely rely on V4L2_CID_LINK_FREQ */ + link_freq = v4l2_get_link_freq(csi_dev->source_sd->ctrl_handler, 0, 0); + if (link_freq <= 0) + return -EINVAL; + + if (bus_type == V4L2_MBUS_CSI2_DPHY) { + struct phy_configure_opts_mipi_dphy *cfg = &opts.mipi_dphy; + + phy_mipi_dphy_get_default_config_for_hsclk(link_freq * 2, lanes, + cfg); + phy_set_mode(csi_dev->phy, PHY_MODE_MIPI_DPHY); + phy_configure(csi_dev->phy, &opts); + + control |= SW_CPHY_EN(0); + + } else if (bus_type == V4L2_MBUS_CSI2_CPHY) { + control |= SW_CPHY_EN(1); + + /* TODO: implement CPHY configuration */ + } else { + return -EINVAL; + } + + control |= SW_DATATYPE_FS(0x00) | SW_DATATYPE_FE(0x01) | + SW_DATATYPE_LS(0x02) | SW_DATATYPE_LE(0x03); + + rkcif_csi_write(csi_dev, CSI2HOST_N_LANES, lanes - 1); + rkcif_csi_write(csi_dev, CSI2HOST_CONTROL, control); + rkcif_csi_write(csi_dev, CSI2HOST_CSI2_RESETN, 1); + + phy_power_on(csi_dev->phy); + + return 0; +} + +static void rkcif_csi_stop(struct rkcif_csi_device *csi_dev) +{ + phy_power_off(csi_dev->phy); + + rkcif_csi_write(csi_dev, CSI2HOST_CSI2_RESETN, 0); + rkcif_csi_write(csi_dev, CSI2HOST_MSK1, ~0); + rkcif_csi_write(csi_dev, CSI2HOST_MSK2, ~0); +} + +static const struct media_entity_operations rkcif_csi_media_ops = { + .link_validate = v4l2_subdev_link_validate, +}; + +static int rkcif_csi_enum_mbus_code(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_mbus_code_enum *code) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + + if (code->pad == RKCIF_CSI_PAD_SRC) { + const struct v4l2_mbus_framefmt *sink_fmt; + + if (code->index) + return -EINVAL; + + sink_fmt = v4l2_subdev_state_get_format(sd_state, + RKCIF_CSI_PAD_SINK); + code->code = sink_fmt->code; + + return 0; + } else if (code->pad == RKCIF_CSI_PAD_SINK) { + if (code->index > csi_dev->formats_num) + return -EINVAL; + + code->code = csi_dev->formats[code->index].code; + return 0; + } + + return -EINVAL; +} + +static int rkcif_csi_set_fmt(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + struct v4l2_subdev_format *format) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + const struct rkcif_csi_format *fmt; + struct v4l2_mbus_framefmt *sink, *src; + + /* the format on the source pad always matches the sink pad */ + if (format->pad == RKCIF_CSI_PAD_SRC) + return v4l2_subdev_get_fmt(sd, state, format); + + sink = v4l2_subdev_state_get_format(state, format->pad, format->stream); + if (!sink) + return -EINVAL; + + fmt = rkcif_csi_find_format(csi_dev, format->format.code); + if (fmt) + *sink = format->format; + else + *sink = default_format; + + /* propagate the format to the source pad */ + src = v4l2_subdev_state_get_opposite_stream_format(state, format->pad, + format->stream); + if (!src) + return -EINVAL; + + *src = *sink; + + return 0; +} + +static int rkcif_csi_set_routing(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + enum v4l2_subdev_format_whence which, + struct v4l2_subdev_krouting *routing) +{ + int ret; + + ret = v4l2_subdev_routing_validate(sd, routing, + V4L2_SUBDEV_ROUTING_ONLY_1_TO_1); + if (ret) + return ret; + + ret = v4l2_subdev_set_routing_with_fmt(sd, state, routing, + &default_format); + if (ret) + return ret; + + return 0; +} + +static int rkcif_csi_enable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, u32 pad, + u64 streams_mask) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + struct v4l2_subdev *remote_sd; + struct media_pad *sink_pad, *remote_pad; + struct device *dev = csi_dev->dev; + u64 mask; + int ret; + + sink_pad = &sd->entity.pads[RKCIF_CSI_PAD_SINK]; + remote_pad = media_pad_remote_pad_first(sink_pad); + remote_sd = media_entity_to_v4l2_subdev(remote_pad->entity); + + mask = v4l2_subdev_state_xlate_streams(state, RKCIF_CSI_PAD_SINK, + RKCIF_CSI_PAD_SRC, + &streams_mask); + + ret = pm_runtime_resume_and_get(dev); + if (ret) + goto err; + + ret = rkcif_csi_start(csi_dev); + if (ret) { + dev_err(dev, "failed to enable CSI hardware\n"); + goto err_pm_runtime_put; + } + + ret = v4l2_subdev_enable_streams(remote_sd, remote_pad->index, mask); + if (ret) + goto err_csi_stop; + + return 0; + +err_csi_stop: + rkcif_csi_stop(csi_dev); +err_pm_runtime_put: + pm_runtime_put_sync(dev); +err: + return ret; +} + +static int rkcif_csi_disable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, u32 pad, + u64 streams_mask) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + struct v4l2_subdev *remote_sd; + struct media_pad *sink_pad, *remote_pad; + struct device *dev = csi_dev->dev; + u64 mask; + int ret; + + sink_pad = &sd->entity.pads[RKCIF_CSI_PAD_SINK]; + remote_pad = media_pad_remote_pad_first(sink_pad); + remote_sd = media_entity_to_v4l2_subdev(remote_pad->entity); + + mask = v4l2_subdev_state_xlate_streams(state, RKCIF_CSI_PAD_SINK, + RKCIF_CSI_PAD_SRC, + &streams_mask); + + ret = v4l2_subdev_disable_streams(remote_sd, remote_pad->index, mask); + + rkcif_csi_stop(csi_dev); + + pm_runtime_mark_last_busy(dev); + pm_runtime_put_autosuspend(dev); + + return ret; +} + +static const struct v4l2_subdev_pad_ops rkcif_csi_pad_ops = { + .enum_mbus_code = rkcif_csi_enum_mbus_code, + .get_fmt = v4l2_subdev_get_fmt, + .set_fmt = rkcif_csi_set_fmt, + .set_routing = rkcif_csi_set_routing, + .enable_streams = rkcif_csi_enable_streams, + .disable_streams = rkcif_csi_disable_streams, +}; + +static const struct v4l2_subdev_ops rkcif_csi_ops = { + .pad = &rkcif_csi_pad_ops, +}; + +static int rkcif_csi_init_state(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state) +{ + struct v4l2_subdev_route routes[] = { + { + .sink_pad = RKCIF_CSI_PAD_SINK, + .sink_stream = 0, + .source_pad = RKCIF_CSI_PAD_SRC, + .source_stream = 0, + .flags = V4L2_SUBDEV_ROUTE_FL_ACTIVE, + }, + }; + struct v4l2_subdev_krouting routing = { + .len_routes = ARRAY_SIZE(routes), + .num_routes = ARRAY_SIZE(routes), + .routes = routes, + }; + int ret; + + ret = v4l2_subdev_set_routing_with_fmt(sd, state, &routing, + &default_format); + + return ret; +} + +static const struct v4l2_subdev_internal_ops rkcif_csi_internal_ops = { + .init_state = rkcif_csi_init_state, +}; + +static int rkcif_csi_notifier_bound(struct v4l2_async_notifier *notifier, + struct v4l2_subdev *sd, + struct v4l2_async_connection *asd) +{ + struct rkcif_csi_device *csi_dev = + container_of(notifier, struct rkcif_csi_device, notifier); + int source_pad; + + source_pad = media_entity_get_fwnode_pad(&sd->entity, sd->fwnode, + MEDIA_PAD_FL_SOURCE); + if (source_pad < 0) { + dev_err(csi_dev->dev, "failed to find source pad for %s\n", + sd->name); + return source_pad; + } + + csi_dev->source_sd = sd; + csi_dev->source_pad = source_pad; + + return media_create_pad_link(&sd->entity, source_pad, + &csi_dev->sd.entity, RKCIF_CSI_PAD_SINK, + MEDIA_LNK_FL_ENABLED); +} + +static const struct v4l2_async_notifier_operations rkcif_csi_notifier_ops = { + .bound = rkcif_csi_notifier_bound, +}; + +static int rkcif_register_notifier(struct rkcif_csi_device *csi_dev) +{ + struct v4l2_async_connection *asd; + struct v4l2_async_notifier *ntf = &csi_dev->notifier; + struct v4l2_fwnode_endpoint *vep = &csi_dev->vep; + struct v4l2_subdev *sd = &csi_dev->sd; + struct device *dev = csi_dev->dev; + struct fwnode_handle *ep; + int ret; + + ep = fwnode_graph_get_endpoint_by_id(dev_fwnode(dev), 0, 0, 0); + if (!ep) + return dev_err_probe(dev, -ENODEV, "failed to get endpoint\n"); + + vep->bus_type = V4L2_MBUS_UNKNOWN; + ret = v4l2_fwnode_endpoint_parse(ep, vep); + if (ret) { + ret = dev_err_probe(dev, ret, "failed to parse endpoint\n"); + goto out; + } + + if (vep->bus_type != V4L2_MBUS_CSI2_DPHY && + vep->bus_type != V4L2_MBUS_CSI2_CPHY) { + ret = dev_err_probe(dev, -EINVAL, + "invalid bus type of endpoint\n"); + goto out; + } + + v4l2_async_subdev_nf_init(ntf, sd); + ntf->ops = &rkcif_csi_notifier_ops; + + asd = v4l2_async_nf_add_fwnode_remote(ntf, ep, + struct v4l2_async_connection); + if (IS_ERR(asd)) { + ret = PTR_ERR(asd); + goto out; + } + + ret = v4l2_async_nf_register(ntf); + if (ret) { + ret = dev_err_probe(dev, ret, "failed to register notifier\n"); + v4l2_async_nf_cleanup(ntf); + goto out; + } + + ret = 0; + +out: + fwnode_handle_put(ep); + return ret; +} + +static int rkcif_csi_register(struct rkcif_csi_device *csi_dev) +{ + struct media_pad *pads = csi_dev->pads; + struct v4l2_subdev *sd = &csi_dev->sd; + int ret; + + ret = rkcif_register_notifier(csi_dev); + if (ret) + goto err; + + v4l2_subdev_init(sd, &rkcif_csi_ops); + sd->dev = csi_dev->dev; + sd->entity.ops = &rkcif_csi_media_ops; + sd->entity.function = MEDIA_ENT_F_VID_IF_BRIDGE; + sd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE | V4L2_SUBDEV_FL_STREAMS; + sd->internal_ops = &rkcif_csi_internal_ops; + sd->owner = THIS_MODULE; + snprintf(sd->name, sizeof(sd->name), "rockchip-mipi-csi %s", + dev_name(csi_dev->dev)); + + pads[RKCIF_CSI_PAD_SINK].flags = MEDIA_PAD_FL_SINK | + MEDIA_PAD_FL_MUST_CONNECT; + pads[RKCIF_CSI_PAD_SRC].flags = MEDIA_PAD_FL_SOURCE | + MEDIA_PAD_FL_MUST_CONNECT; + ret = media_entity_pads_init(&sd->entity, RKCIF_CSI_PAD_MAX, pads); + if (ret) + goto err_notifier_unregister; + + ret = v4l2_subdev_init_finalize(sd); + if (ret) + goto err_entity_cleanup; + + ret = v4l2_async_register_subdev(sd); + if (ret) { + dev_err(sd->dev, "failed to register CSI subdev\n"); + goto err_subdev_cleanup; + } + + return 0; + +err_subdev_cleanup: + v4l2_subdev_cleanup(sd); +err_entity_cleanup: + media_entity_cleanup(&sd->entity); +err_notifier_unregister: + v4l2_async_nf_unregister(&csi_dev->notifier); + v4l2_async_nf_cleanup(&csi_dev->notifier); +err: + return ret; +} + +static void rkcif_csi_unregister(struct rkcif_csi_device *csi_dev) +{ + struct v4l2_subdev *sd = &csi_dev->sd; + + v4l2_async_unregister_subdev(sd); + v4l2_subdev_cleanup(sd); + media_entity_cleanup(&sd->entity); + v4l2_async_nf_unregister(&csi_dev->notifier); + v4l2_async_nf_cleanup(&csi_dev->notifier); +} + +static const struct of_device_id rkcif_csi_of_match[] = { + { + .compatible = "rockchip,rk3568-mipi-csi", + }, + {} +}; +MODULE_DEVICE_TABLE(of, rkcif_csi_of_match); + +static int rkcif_csi_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct rkcif_csi_device *csi_dev; + int ret; + + csi_dev = devm_kzalloc(dev, sizeof(*csi_dev), GFP_KERNEL); + if (!csi_dev) + return -ENOMEM; + csi_dev->dev = dev; + dev_set_drvdata(dev, csi_dev); + + csi_dev->base_addr = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(csi_dev->base_addr)) + return PTR_ERR(csi_dev->base_addr); + + ret = devm_clk_bulk_get_all(dev, &csi_dev->clks); + if (ret != RKCIF_CSI_CLKS_MAX) + return dev_err_probe(dev, ret, "failed to get clocks\n"); + csi_dev->clks_num = ret; + + csi_dev->phy = devm_phy_get(dev, NULL); + if (IS_ERR(csi_dev->phy)) + return dev_err_probe(dev, PTR_ERR(csi_dev->phy), + "failed to get MIPI CSI PHY\n"); + + csi_dev->reset = devm_reset_control_array_get_exclusive(dev); + if (IS_ERR(csi_dev->reset)) + return dev_err_probe(dev, PTR_ERR(csi_dev->reset), + "failed to get reset\n"); + + csi_dev->formats = formats; + csi_dev->formats_num = ARRAY_SIZE(formats); + + pm_runtime_enable(dev); + + ret = phy_init(csi_dev->phy); + if (ret) { + ret = dev_err_probe(dev, ret, + "failed to initialize MIPI CSI PHY\n"); + goto err_pm_runtime_disable; + } + + ret = rkcif_csi_register(csi_dev); + if (ret) + goto err_phy_exit; + + return 0; + +err_phy_exit: + phy_exit(csi_dev->phy); +err_pm_runtime_disable: + pm_runtime_disable(dev); + return ret; +} + +static void rkcif_csi_remove(struct platform_device *pdev) +{ + struct rkcif_csi_device *csi_dev = platform_get_drvdata(pdev); + struct device *dev = &pdev->dev; + + rkcif_csi_unregister(csi_dev); + phy_exit(csi_dev->phy); + pm_runtime_disable(dev); +} + +static int rkcif_csi_runtime_suspend(struct device *dev) +{ + struct rkcif_csi_device *csi_dev = dev_get_drvdata(dev); + + clk_bulk_disable_unprepare(csi_dev->clks_num, csi_dev->clks); + + return 0; +} + +static int rkcif_csi_runtime_resume(struct device *dev) +{ + struct rkcif_csi_device *csi_dev = dev_get_drvdata(dev); + int ret; + + reset_control_assert(csi_dev->reset); + udelay(5); + reset_control_deassert(csi_dev->reset); + + ret = clk_bulk_prepare_enable(csi_dev->clks_num, csi_dev->clks); + if (ret) { + dev_err(dev, "failed to enable clocks\n"); + return ret; + } + + return 0; +} + +static const struct dev_pm_ops rkcif_csi_pm_ops = { + .runtime_suspend = rkcif_csi_runtime_suspend, + .runtime_resume = rkcif_csi_runtime_resume, +}; + +static struct platform_driver rkcif_csi_drv = { + .driver = { + .name = "rockchip-mipi-csi", + .of_match_table = rkcif_csi_of_match, + .pm = &rkcif_csi_pm_ops, + }, + .probe = rkcif_csi_probe, + .remove = rkcif_csi_remove, +}; +module_platform_driver(rkcif_csi_drv); + +MODULE_DESCRIPTION("Rockchip MIPI CSI-2 Host platform driver"); +MODULE_LICENSE("GPL");