From patchwork Fri May 29 18:24:29 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Duc Dang X-Patchwork-Id: 6510581 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id 1AE2F9F38C for ; Fri, 29 May 2015 18:28:34 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 37D6C20790 for ; Fri, 29 May 2015 18:28:33 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D29C220812 for ; Fri, 29 May 2015 18:28:31 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1YyOyk-0004cS-5H; Fri, 29 May 2015 18:25:58 +0000 Received: from exprod5og117.obsmtp.com ([64.18.0.149] helo=mail-pd0-f172.google.com) by bombadil.infradead.org with smtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1YyOyS-0004X8-SX for linux-arm-kernel@lists.infradead.org; Fri, 29 May 2015 18:25:41 +0000 Received: from mail-pd0-f172.google.com ([209.85.192.172]) (using TLSv1) by exprod5ob117.postini.com ([64.18.4.12]) with SMTP ID DSNKVWivDQCAk4A4LPF2D2iabyq1kc325aHC@postini.com; Fri, 29 May 2015 11:25:40 PDT Received: by pdbqa5 with SMTP id qa5so59256152pdb.0 for ; Fri, 29 May 2015 11:25:16 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=1BD7wtjks+a6BD2lS4ao83EJkfOBTehA8pmGXo7X1Q8=; b=i1XBuyYwZAwHj2sGacdm+XyXO7Qcm9qEIcFt9syeMAvWjhFE27S+geWpOm3tSbjBbC SBRDgpXa3QZKogA2/vcMzpnDY1hAKTFk+be9WRpSWo4wLjf7R6b2qaX9eM98AdgxiLNK 3pIH3CssU0EUrgiRVqI0bfXFQrKGOh4EcDah9pm9aww2Bi5FjqE4v5sEjqiwhGr+nml/ wHGcshZgXBdEA9mAUO1qqsCy2SqpDg+UuSkxRO3P6a2WHrKqRCVVGQGnMnw7MdQkvs5h 1lMlJTFAq4IJA5Ed+JpHXa1mRf8ajNUCWH7gJ3todV7TDzqlIraKhjKlfgWNng12bota cczw== X-Gm-Message-State: ALoCoQlR1FQXM7QnU5g2oKThMp2qbPkX9yS/nsQcq0WklcyClTuXPE9J9WcFECcbT4GSBsQ93+niUcX0aLNxImWueb6kjRzP2H1wGWEauBZMAYdIlV/RBHj7Kyr1YAIK1eeMWl2EY5NQNCTTFYCHyXh59+k9zj0N6JPDpOrZb+JDenL6HrrW/CY= X-Received: by 10.66.120.176 with SMTP id ld16mr17218438pab.17.1432923916898; Fri, 29 May 2015 11:25:16 -0700 (PDT) X-Received: by 10.66.120.176 with SMTP id ld16mr17218422pab.17.1432923916805; Fri, 29 May 2015 11:25:16 -0700 (PDT) Received: from dhdang-Precision-WorkStation-T3400.amcc.com (67-207-112-226.static.wiline.com. [67.207.112.226]) by mx.google.com with ESMTPSA id ml6sm6278602pdb.69.2015.05.29.11.25.15 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 29 May 2015 11:25:16 -0700 (PDT) From: Duc Dang To: Bjorn Helgaas , Arnd Bergmann , Grant Likely , Liviu Dudau , Marc Zyngier , Thomas Gleixner , Jason Cooper , Mark Rutland Subject: [PATCH v10 1/4] documentation: dts: Add the device tree binding for APM X-Gene v1 PCIe MSI device tree node Date: Fri, 29 May 2015 11:24:29 -0700 Message-Id: <2e6071ac3c663cee95e29d5c4606d049692ca9c2.1432922451.git.dhdang@apm.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: References: In-Reply-To: References: <5566CC58.8080400@arm.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20150529_112540_993090_CB80F99F X-CRM114-Status: GOOD ( 11.78 ) X-Spam-Score: -2.3 (--) Cc: Feng Kan , linux-pci@vger.kernel.org, Duc Dang , linux-kernel@vger.kernel.org, Loc Ho , linux-arm-kernel@lists.infradead.org, Tanmay Inamdar X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_MED, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP X-Gene v1 PCIe MSI controller block provides PCIE MSI functionality for 5 X-Gene v1 PCIE ports The driver for this binding is under 'drivers/pci/host/pci-xgene-msi.c' Signed-off-by: Duc Dang Signed-off-by: Tanmay Inamdar Reviewed-by: Marc Zyngier --- .../devicetree/bindings/pci/xgene-pci-msi.txt | 68 ++++++++++++++++++++++ 1 file changed, 68 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/xgene-pci-msi.txt diff --git a/Documentation/devicetree/bindings/pci/xgene-pci-msi.txt b/Documentation/devicetree/bindings/pci/xgene-pci-msi.txt new file mode 100644 index 0000000..36d881c --- /dev/null +++ b/Documentation/devicetree/bindings/pci/xgene-pci-msi.txt @@ -0,0 +1,68 @@ +* AppliedMicro X-Gene v1 PCIe MSI controller + +Required properties: + +- compatible: should be "apm,xgene1-msi" to identify + X-Gene v1 PCIe MSI controller block. +- msi-controller: indicates that this is X-Gene v1 PCIe MSI controller node +- reg: physical base address (0x79000000) and length (0x900000) for controller + registers. These registers include the MSI termination address and data + registers as well as the MSI interrupt status registers. +- reg-names: not required +- interrupts: A list of 16 interrupt outputs of the controller, starting from + interrupt number 0x10 to 0x1f. +- interrupt-names: not required + +Each PCIe node needs to have property msi-parent that points to msi controller node + +Examples: + +SoC DTSI: + + + MSI node: + msi@79000000 { + compatible = "apm,xgene1-msi"; + msi-controller; + reg = <0x00 0x79000000 0x0 0x900000>; + interrupts = <0x0 0x10 0x4> + <0x0 0x11 0x4> + <0x0 0x12 0x4> + <0x0 0x13 0x4> + <0x0 0x14 0x4> + <0x0 0x15 0x4> + <0x0 0x16 0x4> + <0x0 0x17 0x4> + <0x0 0x18 0x4> + <0x0 0x19 0x4> + <0x0 0x1a 0x4> + <0x0 0x1b 0x4> + <0x0 0x1c 0x4> + <0x0 0x1d 0x4> + <0x0 0x1e 0x4> + <0x0 0x1f 0x4>; + }; + + + PCIe controller node with msi-parent property pointing to MSI node: + pcie0: pcie@1f2b0000 { + status = "disabled"; + device_type = "pci"; + compatible = "apm,xgene-storm-pcie", "apm,xgene-pcie"; + #interrupt-cells = <1>; + #size-cells = <2>; + #address-cells = <3>; + reg = < 0x00 0x1f2b0000 0x0 0x00010000 /* Controller registers */ + 0xe0 0xd0000000 0x0 0x00040000>; /* PCI config space */ + reg-names = "csr", "cfg"; + ranges = <0x01000000 0x00 0x00000000 0xe0 0x10000000 0x00 0x00010000 /* io */ + 0x02000000 0x00 0x80000000 0xe1 0x80000000 0x00 0x80000000>; /* mem */ + dma-ranges = <0x42000000 0x80 0x00000000 0x80 0x00000000 0x00 0x80000000 + 0x42000000 0x00 0x00000000 0x00 0x00000000 0x80 0x00000000>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0xc2 0x1 + 0x0 0x0 0x0 0x2 &gic 0x0 0xc3 0x1 + 0x0 0x0 0x0 0x3 &gic 0x0 0xc4 0x1 + 0x0 0x0 0x0 0x4 &gic 0x0 0xc5 0x1>; + dma-coherent; + clocks = <&pcie0clk 0>; + msi-parent= <&msi>; + };