From patchwork Mon Jan 13 14:58:00 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrea della Porta X-Patchwork-Id: 13937682 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 88BECC02180 for ; Mon, 13 Jan 2025 15:41:46 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=5oL+ODcQasvCBAzRTJ+DvIqFD3YhC5IBkuyemaByobY=; b=dfzhdertFQjrIkYWUKkcVeNqwt U7ATqlAwuKM22ud3YxTcKiHlPk5N2gEZBNwjnkBAByo8hlFYGkq881XqFWywNDrfa3LKlGB0icNuo Uk1XoybdzCDCmhXvgO9Rm71LREaaCKyrPNVS6a2GWPtSHOnwXSDFN7v88uEhzUxofUbZVRQZhsqJS fzYkBPX76pyLYpQ2aBcLGAhlUVDvKU2SjJSMe/y8ZI6mnSzQuSQNP7ylxm9SX8UGScAiyvZ954vCw 4TV02ibO70Kjgmtci/s9vhGXHpadbkcp0bSj+7fFAU/Y65/w1CYylZ59RWPC0dBfXZkQUaeAD6MIq CL1dFfrg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tXMZJ-00000005gcK-1X0m; Mon, 13 Jan 2025 15:41:33 +0000 Received: from mail-ed1-x542.google.com ([2a00:1450:4864:20::542]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tXLsb-00000005VpQ-3jqZ for linux-arm-kernel@lists.infradead.org; Mon, 13 Jan 2025 14:57:29 +0000 Received: by mail-ed1-x542.google.com with SMTP id 4fb4d7f45d1cf-5d3f65844deso7204246a12.0 for ; Mon, 13 Jan 2025 06:57:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1736780244; x=1737385044; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=5oL+ODcQasvCBAzRTJ+DvIqFD3YhC5IBkuyemaByobY=; b=JYw1wTtrmV+wj/4UY3n2BPmT/VZIxUrbA3uKxlfMofxqeny/bYEUXmHLNbxAy2Eqqa hMfK0ov9C9lXt1oiSBTGGzcjHDFQDmUAi7HiRuL0MnNgnfNKwS5zqDdq1xyGLIClxrfL QHmBxxBplBWyOZIV5hjh14FCod+M4FaUJt6WrDgvD6SRqLnkyvVubconLom5dj9w0VB+ AB3g4tFgH+D13VJeE4uT+4X5AME7Sr3X/064/Lk9QJjz6dynuH9jVfSEXTs8wjvG4bbm E3JJFk/a/zcmEeiru+Srs0Sov+iY4/azndEG4tewkRMfUv6sokDem2IF49RNef40fbcy 8lGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736780244; x=1737385044; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5oL+ODcQasvCBAzRTJ+DvIqFD3YhC5IBkuyemaByobY=; b=mdbmBBXwgxaG4Ilk3HeQBgdJX9J6umzHkrqHxjPsgT34dSaCJB2WoZNz19GFGVmGo5 9EFUboVzlDk64V2YoYmL3fP1GDGua1/F3lCIF/eZgob5QkK0HDU1lBx7/bXggQNBGp1s /AjUX9zuNd0Qm4ggy8dOmXj0eByK3RgceEKHrTTlcMse+SNmVc3wl6hLuEeJG9Lm+wsE fPZchdgrGDPjPX870FHHiMP5G9GfLejRTGlf2vO9GkRItfB9bn9Ur/F0MOp6Qsk6IMGU hgq27Kc5K1m2cKKnLgiP4s2Q/XOnMhuSjpgB8ERn75SmVc1PjFbI4st1rP6Nxq5jrUNx wC/Q== X-Forwarded-Encrypted: i=1; AJvYcCXXCC4eVaGxLNIT0IhUa7ED1BF00r/MS8Yt0u3rYqVNs2jCxknpYkQJtoq4Nhsic1jxaenAGy3JJP3ySTgU1vsJ@lists.infradead.org X-Gm-Message-State: AOJu0Yx0wiHBulcsDezBKwZiSL5ML6dFaZkeAVuX3xCUlKb+BsfMeNee i++2WtaqZaZkMXfJaWAjGoH3fdv76mPSNZ2lLvr1E2vhRv8ntKYdM8LFfDIdv84= X-Gm-Gg: ASbGncu1AO4qFpLv89QZHS4zLsbaMaQqsDErdiWVemp72xnnBGD8BVHQYseUb7My+iI b/BLRos4MX3NuYOLJDfc0dD2XuDfvHxnqrD3qBF/D9OZ0wp3yYN37GhRqOA6eHUCV1uEDZWasUN KtQrMpqure0uCHgXIe4q5ko+PdTIF9gSjZtv9eCcF5yTgcw3Xgtn5NV7w2yEpyjcthszg4axA/e ZzfGzjClD8V40rkZCZFBtIjn8tCIZAd/4sp70/cvKAYfPqBFqMl8xH+yMO1B30p41RrGzKCraQA 7BmqOx5b10JO+XYV3d0zvVq00Jc= X-Google-Smtp-Source: AGHT+IF1eb9wjyemuA/CkQvKrnWPvUi+BW6RlRVhXADP33sG5miX/dPcvtlInui9RO166jo+y/C63Q== X-Received: by 2002:a05:6402:3585:b0:5d9:f1f8:e726 with SMTP id 4fb4d7f45d1cf-5d9f1f8ed05mr270635a12.2.1736780244150; Mon, 13 Jan 2025 06:57:24 -0800 (PST) Received: from localhost (host-87-14-236-197.retail.telecomitalia.it. [87.14.236.197]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5d99046a05asm5069944a12.67.2025.01.13.06.57.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 13 Jan 2025 06:57:23 -0800 (PST) From: Andrea della Porta To: Andrea della Porta , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Broadcom internal kernel review list , Lorenzo Pieralisi , Krzysztof Wilczynski , Manivannan Sadhasivam , Bjorn Helgaas , Linus Walleij , Catalin Marinas , Will Deacon , Bartosz Golaszewski , Derek Kiernan , Dragan Cvetic , Arnd Bergmann , Greg Kroah-Hartman , Saravana Kannan , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-gpio@vger.kernel.org, Masahiro Yamada , Stefan Wahren , Herve Codina , Luca Ceresoli , Thomas Petazzoni , Andrew Lunn Cc: Krzysztof Kozlowski Subject: [PATCH v6 01/10] dt-bindings: clock: Add RaspberryPi RP1 clock bindings Date: Mon, 13 Jan 2025 15:58:00 +0100 Message-ID: X-Mailer: git-send-email 2.44.0 In-Reply-To: References: MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250113_065725_925622_A31E9319 X-CRM114-Status: GOOD ( 17.88 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add device tree bindings for the clock generator found in RP1 multi function device, and relative entries in MAINTAINERS file. Signed-off-by: Andrea della Porta Reviewed-by: Krzysztof Kozlowski --- .../clock/raspberrypi,rp1-clocks.yaml | 58 ++++++++++++++++++ MAINTAINERS | 6 ++ .../clock/raspberrypi,rp1-clocks.h | 61 +++++++++++++++++++ 3 files changed, 125 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/raspberrypi,rp1-clocks.yaml create mode 100644 include/dt-bindings/clock/raspberrypi,rp1-clocks.h diff --git a/Documentation/devicetree/bindings/clock/raspberrypi,rp1-clocks.yaml b/Documentation/devicetree/bindings/clock/raspberrypi,rp1-clocks.yaml new file mode 100644 index 000000000000..b2670cf7403a --- /dev/null +++ b/Documentation/devicetree/bindings/clock/raspberrypi,rp1-clocks.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/raspberrypi,rp1-clocks.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: RaspberryPi RP1 clock generator + +maintainers: + - Andrea della Porta + +description: | + The RP1 contains a clock generator designed as three PLLs (CORE, AUDIO, + VIDEO), and each PLL output can be programmed though dividers to generate + the clocks to drive the sub-peripherals embedded inside the chipset. + + Link to datasheet: + https://datasheets.raspberrypi.com/rp1/rp1-peripherals.pdf + +properties: + compatible: + const: raspberrypi,rp1-clocks + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + description: + The available clocks are defined in + include/dt-bindings/clock/raspberrypi,rp1-clocks.h. + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - '#clock-cells' + - clocks + +additionalProperties: false + +examples: + - | + #include + + rp1 { + #address-cells = <2>; + #size-cells = <2>; + + clocks@c040018000 { + compatible = "raspberrypi,rp1-clocks"; + reg = <0xc0 0x40018000 0x0 0x10038>; + #clock-cells = <1>; + clocks = <&clk_rp1_xosc>; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 1e930c7a58b1..8ced4ed32c00 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -19574,6 +19574,12 @@ S: Maintained F: Documentation/devicetree/bindings/media/raspberrypi,rp1-cfe.yaml F: drivers/media/platform/raspberrypi/rp1-cfe/ +RASPBERRY PI RP1 PCI DRIVER +M: Andrea della Porta +S: Maintained +F: Documentation/devicetree/bindings/clock/raspberrypi,rp1-clocks.yaml +F: include/dt-bindings/clock/rp1.h + RC-CORE / LIRC FRAMEWORK M: Sean Young L: linux-media@vger.kernel.org diff --git a/include/dt-bindings/clock/raspberrypi,rp1-clocks.h b/include/dt-bindings/clock/raspberrypi,rp1-clocks.h new file mode 100644 index 000000000000..248efb895f35 --- /dev/null +++ b/include/dt-bindings/clock/raspberrypi,rp1-clocks.h @@ -0,0 +1,61 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (C) 2021 Raspberry Pi Ltd. + */ + +#ifndef __DT_BINDINGS_CLOCK_RASPBERRYPI_RP1 +#define __DT_BINDINGS_CLOCK_RASPBERRYPI_RP1 + +#define RP1_PLL_SYS_CORE 0 +#define RP1_PLL_AUDIO_CORE 1 +#define RP1_PLL_VIDEO_CORE 2 + +#define RP1_PLL_SYS 3 +#define RP1_PLL_AUDIO 4 +#define RP1_PLL_VIDEO 5 + +#define RP1_PLL_SYS_PRI_PH 6 +#define RP1_PLL_SYS_SEC_PH 7 +#define RP1_PLL_AUDIO_PRI_PH 8 + +#define RP1_PLL_SYS_SEC 9 +#define RP1_PLL_AUDIO_SEC 10 +#define RP1_PLL_VIDEO_SEC 11 + +#define RP1_CLK_SYS 12 +#define RP1_CLK_SLOW_SYS 13 +#define RP1_CLK_DMA 14 +#define RP1_CLK_UART 15 +#define RP1_CLK_ETH 16 +#define RP1_CLK_PWM0 17 +#define RP1_CLK_PWM1 18 +#define RP1_CLK_AUDIO_IN 19 +#define RP1_CLK_AUDIO_OUT 20 +#define RP1_CLK_I2S 21 +#define RP1_CLK_MIPI0_CFG 22 +#define RP1_CLK_MIPI1_CFG 23 +#define RP1_CLK_PCIE_AUX 24 +#define RP1_CLK_USBH0_MICROFRAME 25 +#define RP1_CLK_USBH1_MICROFRAME 26 +#define RP1_CLK_USBH0_SUSPEND 27 +#define RP1_CLK_USBH1_SUSPEND 28 +#define RP1_CLK_ETH_TSU 29 +#define RP1_CLK_ADC 30 +#define RP1_CLK_SDIO_TIMER 31 +#define RP1_CLK_SDIO_ALT_SRC 32 +#define RP1_CLK_GP0 33 +#define RP1_CLK_GP1 34 +#define RP1_CLK_GP2 35 +#define RP1_CLK_GP3 36 +#define RP1_CLK_GP4 37 +#define RP1_CLK_GP5 38 +#define RP1_CLK_VEC 39 +#define RP1_CLK_DPI 40 +#define RP1_CLK_MIPI0_DPI 41 +#define RP1_CLK_MIPI1_DPI 42 + +/* Extra PLL output channels - RP1B0 only */ +#define RP1_PLL_VIDEO_PRI_PH 43 +#define RP1_PLL_AUDIO_TERN 44 + +#endif