From patchwork Mon Dec 10 10:23:05 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 10721047 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 564C215A6 for ; Mon, 10 Dec 2018 10:23:34 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 4592729A8A for ; Mon, 10 Dec 2018 10:23:34 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 39E4C29A9D; Mon, 10 Dec 2018 10:23:34 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.0 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,MAILING_LIST_MULTI,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id DD18929A9C for ; Mon, 10 Dec 2018 10:23:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727132AbeLJKXQ (ORCPT ); Mon, 10 Dec 2018 05:23:16 -0500 Received: from mail-wr1-f65.google.com ([209.85.221.65]:45060 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727104AbeLJKXQ (ORCPT ); Mon, 10 Dec 2018 05:23:16 -0500 Received: by mail-wr1-f65.google.com with SMTP id b14so9830123wru.12 for ; Mon, 10 Dec 2018 02:23:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=E55urFktBVJM2wfmpqkyl6MfKSKGPuDf2s6mSVnoNUc=; b=Jcx86OD2ELVvtx/VPQ232dBAHgalgu4FyjPIoPyXLfXMTFyQB1S38RmLrFaEA2NRK3 mdq8eTu4hFOzn9eIpVqCx6s0F4fvTl35sjRjR/YAf0Bti7TXv9i6u44DX+2eHgzpt/B3 uLR7HlBDxaHR+eEJB7SxjyRzcxDi3ZihWET78= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=E55urFktBVJM2wfmpqkyl6MfKSKGPuDf2s6mSVnoNUc=; b=p/Rqg8kAw2ouLLeRhKrbSyUdLomTEB+mP/yfIgfzlMdcHVFIfX1Hs810NifnzXjC37 dVflvhQnoJbv0Kz0LbieBQ7oaf2I968AO52TOhfp51u4mQ2zkqdY7tgBGbpsMCZa9BlH HiISzG+KNC+rO57etGjkZlYsnt5VlOHVcRkwbzX63hX5uA2QxKuLH0wP3k+Ka+vAj2rc B4Ae3yVZCNfRkj3M6Zqa4/EFBK4Os+HGueyRjAG7KHK60qPZieZDHyxx61Ch+UfH3/UK dJUR3lRIGQi36lnD6wTccANh8hq34VqwOAqQp76vLvDy1RopUHkRSe2pNyPZX/1gkDTW twxA== X-Gm-Message-State: AA+aEWYjzn5Q+xQmIX/Y4QISm463ireawCYGRLCdc52EleIRyBbDkGuM zbd/YEo30VwGTWulR9kZlc2mkg== X-Google-Smtp-Source: AFSGD/VgKl63jhsjccIH3wISI9ia/Uw8UGwflFh9LXYiI1UehAA4WUM/cK18dQCZOqT42lK8SB8dgw== X-Received: by 2002:a5d:410e:: with SMTP id l14mr9247898wrp.61.1544437394612; Mon, 10 Dec 2018 02:23:14 -0800 (PST) Received: from srini-hackbox.lan (cpc89974-aztw32-2-0-cust43.18-1.cable.virginm.net. [86.30.250.44]) by smtp.gmail.com with ESMTPSA id r64sm12266664wmg.5.2018.12.10.02.23.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 10 Dec 2018 02:23:14 -0800 (PST) From: Srinivas Kandagatla To: marc.zyngier@arm.com Cc: sudeep.holla@arm.com, tglx@linutronix.de, jason@lakedaemon.net, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, rnayak@codeaurora.org, sboyd@kernel.org, bjorn.andersson@linaro.org, nicolas.dechesne@linaro.org, ctatlor97@gmail.com, vkoul@kernel.org, robh+dt@kernel.org, devicetree@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v4 0/4] irqchip/gic-v3: Add support to DT based quirk for msm8996 Date: Mon, 10 Dec 2018 10:23:05 +0000 Message-Id: <20181210102309.8207-1-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.19.2 MIME-Version: 1.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Access to GICR_WAKER is restricted on msm8996 SoC in Hypervisor. There are many devices out there with this restriction in place and there has been no update to this firmware since last few years, making those devices totally unusable for upstream development. My previous attempts to add quirk based on IIDR register value seems to be flawed by the fact that the value conflicted with other SoCs. Last Suggestion by Marc Z using compatible seems to be the only way to apply quirks required for msm8996 based SoCs. Here is the patchset which add new compatible for msm8996 gicv3 and add support gic_enable_of_quirks() followed by the actual quirk required for msm8996. Without this quirk many qcom SoCs (atleast 3 that I know) are unable to boot mainline. Changes since v3: - removed __maybe unused annotation - moved enabling quirks to gic_of_init() as suggested by Marc - fixed quick comment as suggest by Marc Thanks, Srini Srinivas Kandagatla (4): dt-bindings/gic-v3: Add msm8996 compatible string irqchip/gic: common: add support to device tree based quirks irqchip: gic-v3: Add quirk for msm8996 secured registers arm64: dts: add msm8996 compatible to gicv3 .../interrupt-controller/arm,gic-v3.txt | 4 ++- arch/arm64/boot/dts/qcom/msm8996.dtsi | 2 +- drivers/irqchip/irq-gic-common.c | 12 +++++++++ drivers/irqchip/irq-gic-common.h | 3 +++ drivers/irqchip/irq-gic-v3.c | 25 +++++++++++++++++++ 5 files changed, 44 insertions(+), 2 deletions(-)