Message ID | 20230604162800.1048327-1-dmitry.baryshkov@linaro.org (mailing list archive) |
---|---|
Headers | show
Return-Path: <linux-arm-msm-owner@vger.kernel.org> X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EE816C77B73 for <linux-arm-msm@archiver.kernel.org>; Sun, 4 Jun 2023 16:28:05 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230014AbjFDQ2F (ORCPT <rfc822;linux-arm-msm@archiver.kernel.org>); Sun, 4 Jun 2023 12:28:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50828 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229449AbjFDQ2E (ORCPT <rfc822;linux-arm-msm@vger.kernel.org>); Sun, 4 Jun 2023 12:28:04 -0400 Received: from mail-lf1-x132.google.com (mail-lf1-x132.google.com [IPv6:2a00:1450:4864:20::132]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1080DBC for <linux-arm-msm@vger.kernel.org>; Sun, 4 Jun 2023 09:28:03 -0700 (PDT) Received: by mail-lf1-x132.google.com with SMTP id 2adb3069b0e04-4f4b2bc1565so4898476e87.2 for <linux-arm-msm@vger.kernel.org>; Sun, 04 Jun 2023 09:28:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1685896081; x=1688488081; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=8vc5MBeCCZI5bHxGJ2Sp9BdFxUUJzEqrxMFqdzuocP8=; b=M3GctNXIEoVPdRabkg/D4a0oxTdq0d3kfoyN37LwKz1LWlXY9Rr87iShi5PZZ+Xwf7 XprbXBGtOp7Vyc4JosJe+IL9NC9xAektr1I8jl0ov9BlsELkB0MskwfcTlr/jPuH2zfD /uiSe0zko4HA4pu6yBmTkgzXo0RZnOAmtYpBVayZhFC88SVXK6C7Jg2yy9msPqM43kzM PFkq3ueoXGn19i4hAL1aBS40LkwdYFvuofbxpM6MQtxutsW7qCVdP9aIzbaATU8NANiP mL9/SikpTvw+FIrdgfy087zyYL2GNq6GrCabl5djYxqJq4clge1e57D565eUmMkawWzQ 2RFA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1685896081; x=1688488081; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=8vc5MBeCCZI5bHxGJ2Sp9BdFxUUJzEqrxMFqdzuocP8=; b=fSXK3x1mHWiFpNyyqy1xZV4iOm6ccmd/LAcIR3XDeIRCYOLaJ2i3YRy8d0zxV5Wt85 TUY0vCYo3JAPpu//OU+COVEtxM8uakXQ7Q1zc3Loevl0aA629fGf0KhiTozh7MqhYGuC P5TSjPe41CHsRbvjb7QHvv7F3fm6hQV12lapc6EWGYzYI2Fo2V3AKgb6vaEqncpVgxga BID+T9aZr5UaLi/qkMAEFaR4ISUaBZwJzwRpeNVhMOqrbLx9jfxI7saQFO8Q+G3oV9qU AT8SCVHeB3fMLQWyWyFjc35C4iISk3uN2UWxLxaXoIgO23LIpKbQ4qn/q4LAXdlJJggR m6lw== X-Gm-Message-State: AC+VfDyRcw1BZeZip39KbdUwOD8vn5n7mMvSU2+QhthwymnLRsHWvvdq eYqnEakM6fivFGrDKM3mqnUTkw== X-Google-Smtp-Source: ACHHUZ5pREsN2MHzx8jSBJ2yDWA0drKmDfKerC6Hz/sXLS47q17yzFfm6KEqYLDxHTcny/r49UO15Q== X-Received: by 2002:a19:f808:0:b0:4f3:b61a:a94b with SMTP id a8-20020a19f808000000b004f3b61aa94bmr4546784lff.53.1685896081315; Sun, 04 Jun 2023 09:28:01 -0700 (PDT) Received: from eriador.lan (dzdqv0yyyyyyyyyyybcwt-3.rev.dnainternet.fi. [2001:14ba:a0db:1f00::8a5]) by smtp.gmail.com with ESMTPSA id g14-20020a19ee0e000000b004f61a57797esm537975lfb.69.2023.06.04.09.28.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 04 Jun 2023 09:28:00 -0700 (PDT) From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> To: Rob Clark <robdclark@gmail.com>, Sean Paul <sean@poorly.run>, Abhinav Kumar <quic_abhinavk@quicinc.com>, Marijn Suijten <marijn.suijten@somainline.org> Cc: Stephen Boyd <swboyd@chromium.org>, David Airlie <airlied@gmail.com>, Daniel Vetter <daniel@ffwll.ch>, Bjorn Andersson <andersson@kernel.org>, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org Subject: [PATCH 0/8] drm/msm/dpu: change interrupts code to make 0 be the no IRQ Date: Sun, 4 Jun 2023 19:27:52 +0300 Message-Id: <20230604162800.1048327-1-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.39.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: <linux-arm-msm.vger.kernel.org> X-Mailing-List: linux-arm-msm@vger.kernel.org |
Series |
drm/msm/dpu: change interrupts code to make 0 be the no IRQ
|
expand
|