| Message ID | 20231207092801.7506-1-quic_tengfan@quicinc.com (mailing list archive) |
|---|---|
| Headers | show
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="QGHByUaj"
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2FB9419A;
Thu, 7 Dec 2023 01:28:34 -0800 (PST)
Received: from pps.filterd (m0279869.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id
3B78qPvX031155;
Thu, 7 Dec 2023 09:28:31 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com;
h=from : to : cc :
subject : date : message-id : mime-version : content-type; s=qcppdkim1;
bh=ZCOMM8b42YZBXv0ElZNc+ODIadhSemWSE8b5ZWZXUQA=;
b=QGHByUaj2UXI1UStdR7mN6iDnRjov0bAhZaziquyn0Al/sDGjw6e02Ycd2htMJPYh9Xm
HrI/oLdvRHf5ByraReDrX+m5ORaxCqKyTtLFZO6BeGXj0gL6XH3/ry9hW9F4y8dxcm1Z
IzUgmG3kKNkP9LvqEHZ5x2RiOsiki0O9O63NjWbbFSJBhadvbDnZioaxd0vJveQthXAv
6w5qwQNDqCzCedHJcKny3aBhXVWk8MvwCeh822mB85vtgvzlBjd/8tAW6LHYSzEvJhaC
ZQplCXiW1t0HGuIXr1Dvp/09YHLWx+Wxubq05Vu0dFsUI+UGrpDTGjg+MfUu2V0RrC0R TA==
Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3uu2p8912q-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Thu, 07 Dec 2023 09:28:31 +0000
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com
[10.47.209.196])
by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
3B79STsM019506
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Thu, 7 Dec 2023 09:28:29 GMT
Received: from tengfan2-gv.qualcomm.com (10.80.80.8) by
nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1118.40; Thu, 7 Dec 2023 01:28:24 -0800
From: Tengfei Fan <quic_tengfan@quicinc.com>
To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>,
<robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>,
<conor+dt@kernel.org>
CC: <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <kernel@quicinc.com>,
Tengfei Fan
<quic_tengfan@quicinc.com>
Subject: [PATCH v2 0/7] arm64: qcom: add AIM300 AIoT board support
Date: Thu, 7 Dec 2023 17:27:54 +0800
Message-ID: <20231207092801.7506-1-quic_tengfan@quicinc.com>
X-Mailer: git-send-email 2.17.1
Precedence: bulk
X-Mailing-List: linux-arm-msm@vger.kernel.org
List-Id: <linux-arm-msm.vger.kernel.org>
List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain
X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To
nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: 4gPnMOnXxSEOMG2_iFh2jKZ9MC0sJXSt
X-Proofpoint-ORIG-GUID: 4gPnMOnXxSEOMG2_iFh2jKZ9MC0sJXSt
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26
definitions=2023-12-07_07,2023-12-06_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
phishscore=0 clxscore=1015
suspectscore=0 mlxlogscore=785 mlxscore=0 adultscore=0 lowpriorityscore=0
malwarescore=0 priorityscore=1501 impostorscore=0 spamscore=0 bulkscore=0
classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311290000
definitions=main-2312070076
|
| Series |
arm64: qcom: add AIM300 AIoT board support
|
expand
|
Add AIM300 AIoT support along with usb, ufs, regulators, serial, PCIe, sound card and PMIC functions. AIM300 Series is a highly optimized family of modules designed to support AIoT applications. The module is mounted onto Qualcomm AIoT carrier board to support verification, evaluation and development. AIM stands for Artificial Intelligence Module. AIoT stands for AI IoT. Signed-off-by: Tengfei Fan <quic_tengfan@quicinc.com> --- This patch series depends on below patch series: "[PATCH] arm64: dts: qcom: sm8550: fix soundwire controllers node name" https://lore.kernel.org/linux-arm-msm/20231106-topic-sm8550-upstream-soundwire-bindings-fix-v1-1-4ded91c805a1@linaro.org/ v1 -> v2: - add qcs8550 soc id - introduce qcs8550-aim300.dtsi - move ufs, regulators and PMIC functions to qcs8550-aim300.dtsi - merge the splited dts patches into one patch - update dts file name from qcom8550-aim300.dts to qcs8550-aim300-aiot.dts - update display node name for drop sde characters - add pcie1 support - add more regulators support - drop pcie0, bluetooth, adsp, cdsp and mpss support previous discussion here: [1] v1: https://lore.kernel.org/linux-arm-msm/20231031075004.3850-1-quic_tengfan@quicinc.com/ Tengfei Fan (7): dt-bindings: arm: qcom: Document qcs8550 SoC and board arm64: dts: qcom: sm8550: remove address/size-cells from pwm arm64: dts: qcom: sm8550: remove address/size-cells from mdss_dsi1 dt-bindings: arm: qcom,ids: add SoC ID for QCS8550 soc: qcom: socinfo: add SoC Info support for the QCS8550 platform arm64: dts: qcom: add base AIM300 dtsi arm64: dts: qcom: aim300: add AIM300 AIoT .../devicetree/bindings/arm/qcom.yaml | 7 + arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/pm8550.dtsi | 2 - .../boot/dts/qcom/qcs8550-aim300-aiot.dts | 579 ++++++++++++++++++ arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi | 370 +++++++++++ arch/arm64/boot/dts/qcom/sm8550.dtsi | 3 - drivers/soc/qcom/socinfo.c | 1 + include/dt-bindings/arm/qcom,ids.h | 1 + 8 files changed, 959 insertions(+), 5 deletions(-) create mode 100644 arch/arm64/boot/dts/qcom/qcs8550-aim300-aiot.dts create mode 100644 arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi base-commit: 8e00ce02066e8f6f1ad5eab49a2ede7bf7a5ef64