From patchwork Sat Jun 29 01:49:33 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Akhil P Oommen X-Patchwork-Id: 13716761 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2BC161E521; Sat, 29 Jun 2024 01:54:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719626085; cv=none; b=NuquX953lxGCACgao4tdnE+24BR8IsDNpR6JB6UX5qcADNkjde/q/bwCw1GIzXt+AUSs3H8Eg+OtRHLjij3viAKKdVuOp/5AKw/+MZ0yxDJ8+2xuzYgQXF+r2AIi64YtNJrkG4ZqjvXi4THI67MCYQz/xrbpq/NMpyC0wxHCp8I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719626085; c=relaxed/simple; bh=Fg6PdLl0POAiZcXqhSR/3cus8dCmfzYZanJy1PFyjpk=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=lPiv5/BIf+OWo795FCmZlvuRQQ1luANIxrOTm1xwPKvXnvugMZ3n/pSOLZezYykT1z60gCyhzk0YSQRmHWolqVl+lkAsuNDHL407Bx41EwLMl89dm3uND6cOholWQhdjk0bwl8tmUeBysT5zJl6RCm8/G2RkcZ+Jgg+tL0PR7wE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=T11DECJE; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="T11DECJE" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 45SExIdk015121; Sat, 29 Jun 2024 01:54:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=LSw/TZ7Oav1VrpzpoEXPd0 pkctbcy6cZJu241gwyaoQ=; b=T11DECJEeXyHfNARum0FlwTRaAZDRnufv4BuAr MPSVncI1XB6rN1RdvPikU9XvCHw9YrV9ShB96QTTIOPlfqlHo50Ftlg/Rd+FczVE nOIayMWn5rIa/rnngj9tcZc8goMnuT4fWcHezsY50hAjltVsrRTSngJBIJfRZ4Cy m1VTFQcx88CgDJJHzTQJ9L8Eyy7+Qjr7baZ0Y/Gu4Oj8TVgVS6cK/RfaH//2jCqn xXm7wx+GBZQL49VkKrhwW04Dfur5HLDfXSayvQVu5G0NEQ1Jif5g06jp7p+JH9ME eRBDXWeCpXhFSrGMxqjwXYT3jms/THb5XsTvQ2/MTlq53vVA== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3ywqsj1sqg-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sat, 29 Jun 2024 01:54:06 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.17.1.19/8.17.1.19) with ESMTPS id 45T1s519017271 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sat, 29 Jun 2024 01:54:05 GMT Received: from hu-akhilpo-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 28 Jun 2024 18:53:57 -0700 From: Akhil P Oommen To: freedreno , , , "OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Bjorn Andersson , Rob Clark , Dmitry Baryshkov , Konrad Dybcio , Krzysztof Kozlowski , "Will Deacon" CC: Akhil P Oommen , Abhinav Kumar , Conor Dooley , "Daniel Vetter" , David Airlie , Joerg Roedel , Krzysztof Kozlowski , "Maarten Lankhorst" , Marijn Suijten , Maxime Ripard , "Rob Herring" , Robin Murphy , Sean Paul , Thomas Zimmermann , , , Subject: [PATCH v2 0/5] Support for Adreno X1-85 GPU Date: Sat, 29 Jun 2024 07:19:33 +0530 Message-ID: <20240629015111.264564-1-quic_akhilpo@quicinc.com> X-Mailer: git-send-email 2.45.1 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: 2OGEFCZLGwYLn8DEsMnljkq_2k9Rl8sK X-Proofpoint-GUID: 2OGEFCZLGwYLn8DEsMnljkq_2k9Rl8sK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-06-28_18,2024-06-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 clxscore=1011 bulkscore=0 phishscore=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 mlxscore=0 impostorscore=0 mlxlogscore=999 priorityscore=1501 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2406140001 definitions=main-2406290013 This series adds support for the Adreno X1-85 GPU found in Qualcomm's compute series chipset, Snapdragon X1 Elite (x1e80100). In this new naming scheme for Adreno GPU, 'X' stands for compute series, '1' denotes 1st generation and '8' & '5' denotes the tier and the SKU which it belongs. X1-85 has major focus on doubling core clock frequency and bandwidth throughput. It has a dedicated collapsible Graphics MX rail (gmxc) to power the memories and double the number of data channels to improve bandwidth to DDR. Mesa has the necessary bits present already to support this GPU. We are able to bring up Gnome desktop by hardcoding "0xffff43050a01" as chipid. Also, verified glxgears and glmark2. We have plans to add the new chipid support to Mesa in next few weeks, but these patches can go in right away to get included in v6.11. This series is rebased on top of msm-next branch. P3 cherry-picks cleanly on qcom/for-next. P1, P2 & P3 for Rob Clark P4 for Will Deacon P5 for Bjorn to pick up. Changes in v2: - Minor update to compatible pattern, '[x]' -> 'x' - Increased address space size (Rob) - Introduced gmu_chipid in a6xx_info (Rob) - Improved fallback logic for gmxc (Dmitry) - Rebased on top of msm-next - Picked a new patch for arm-mmu bindings update - Reordered gpu & gmu reg enties to match schema Akhil P Oommen (5): dt-bindings: display/msm/gmu: Add Adreno X185 GMU drm/msm/adreno: Add support for X185 GPU drm/msm/adreno: Introduce gmu_chipid for a740 & a750 dt-bindings: arm-smmu: Add X1E80100 GPU SMMU arm64: dts: qcom: x1e80100: Add gpu support .../devicetree/bindings/display/msm/gmu.yaml | 4 + .../devicetree/bindings/iommu/arm,smmu.yaml | 3 +- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 195 ++++++++++++++++++ drivers/gpu/drm/msm/adreno/a6xx_catalog.c | 20 ++ drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 34 +-- drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 2 +- drivers/gpu/drm/msm/adreno/a6xx_gpu.h | 1 + drivers/gpu/drm/msm/adreno/adreno_gpu.h | 5 + 8 files changed, 239 insertions(+), 25 deletions(-)