From patchwork Tue Jul 16 21:13:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13734936 Received: from mail-lj1-f171.google.com (mail-lj1-f171.google.com [209.85.208.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 43C8A55894 for ; Tue, 16 Jul 2024 21:13:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721164415; cv=none; b=GDOcn60LjUcULan5+rSjDS7iN9HQElZHM/fCnXv+JVTt4u02lJfkNtMEHnRa5x4RyF21G2qXTB+yHrnLdypNOQPatAgrDUfMlKhuZiLd8BYWjutKMuu3c5dBQAv+mXUDw2Gqe3UNLX2Yxu+Ikx5Pod1fHz4QEgH8Vf0jKDBFwHg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721164415; c=relaxed/simple; bh=oYFSATYy2cz+awHbXPKrzYfSfacEsU8cpRnW8w/u85I=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=h2EjrkEodSdT7QBOtYQgfUs8cf1mn8OWUorWP2/LCwU9P62+6TpI4U+49b0OlRPthmE3Jab5d6hiMZ+rvjiQjE45LvquChLT/XZZJS8ipCgsj5AkR0Djco/5D+BKbkTx4g9Cohf7b4gKh+t8f5pCk8S6v94ODUahmf8yizbHBSw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=LqhoPdTV; arc=none smtp.client-ip=209.85.208.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="LqhoPdTV" Received: by mail-lj1-f171.google.com with SMTP id 38308e7fff4ca-2ebed33cb65so79290321fa.2 for ; Tue, 16 Jul 2024 14:13:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1721164411; x=1721769211; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=21z48SgdFNCL4/5aBShoAF8rReld+Z9kQ/DqL3jAoqA=; b=LqhoPdTV8EZK+5LYN6a7ULKr2Vijw2Q/FITno6z8EeTDTA/NPxyANk4bo38nyo/taF itppVACSKLzfYFuPFAK1mxNsQhBUec+DTzThQU+fRsQFWcVxkMGj5ZtQkHR3XQBUVMTT TmYTEfGxY3D4S/y6/rteTwigEftJqtULieV3QeD5oJYwDBskH2OoaUSsBQNWGg4DtgRw YISKy5dJBSbk4xZF/Qw5DTMoY3OLzA+fQawAfvCNl7UrYgWFcptbEoSmbVU1ASsBqUgy abqD1TDg62aOoT2D6qtZZW/9u6IhxR9DOpo6wh5h6pV4LVshyQesQr5m3/kWg128UAZo bicw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1721164411; x=1721769211; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=21z48SgdFNCL4/5aBShoAF8rReld+Z9kQ/DqL3jAoqA=; b=g1EvbMGpCEW7KHUTU4kgAWL3KrfNa3ciMzjtiqK6EEzv0IrbXx8+TJeNxcYwlmJoDu MZOOLUallfsKht/kcus2IRh9JF6nxWTDhfnoTfIsXcagKj+tiHeAL8dmPBQgv4n+VsvZ EAuCmRUG4R6b34Mw0OjCuLAAXFNa2y32xvH1nVZgc+v0aiuoonEW88JHZVvhpKudiC7m Ww0FtB9E9Wjxxgf1yFEAM/RLbwYtvqIDEujgx4k3EyealpGWY3l164PUNN733CZ9WUOr xEruLy8yzOl7RZ3ORU0basgHH577MbePkQUtPY1lQ9rminsl6yLTCNPsBJrmqC7qNs8H w6QQ== X-Gm-Message-State: AOJu0Yy7Iu33KI0NQ6tb1P68iL6qCSE+6zecG0vvUPoIY/fONxJpScTn fcm1bOfcfs/VrTEdJBiZDvE9T3m6lwVg4f3B786aEJ4qAk8ihhWYopBXS/r6xcU= X-Google-Smtp-Source: AGHT+IEky1SYh9mUAOjrkje4plIfpU4OBd4a7Iba1A698RT0qe8Yj+LmmW9y8LaRj0VA9TS6wbUVlw== X-Received: by 2002:a2e:731a:0:b0:2ec:51b5:27bc with SMTP id 38308e7fff4ca-2eef419d7a6mr22366781fa.21.1721164411374; Tue, 16 Jul 2024 14:13:31 -0700 (PDT) Received: from umbar.lan ([192.130.178.91]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-2eee179e723sm12433871fa.24.2024.07.16.14.13.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Jul 2024 14:13:30 -0700 (PDT) From: Dmitry Baryshkov Subject: [PATCH 0/7] clk: qcom: merge SM8550 and SM8650 display clock controller drivers Date: Wed, 17 Jul 2024 00:13:27 +0300 Message-Id: <20240717-dispcc-sm8550-fixes-v1-0-efb4d927dc9a@linaro.org> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-B4-Tracking: v=1; b=H4sIAHfilmYC/x3LSQqAMAxA0atI1gZq7SBeRVxIEzULBxoQQby7x eXj8x9QzsIKffVA5ktUjr2gqStI67QvjELFYI11JjYBSfRMCXXrvDc4y82KwVH0XbJErYNynpn /UMZhfN8PAJtyR2UAAAA= To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Neil Armstrong , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=1451; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=oYFSATYy2cz+awHbXPKrzYfSfacEsU8cpRnW8w/u85I=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBmluJ54lvK94XLaV48ee/dPqy+9oBsDwzf7uWml oYrW+YK6kyJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZpbieQAKCRCLPIo+Aiko 1YoqCACcdzHYFr/KWyQNDs3v4kaflQNgqGziW1wksOP/wv+DdfZN0NC2ukz++7QOD783aFKCf78 0lEWnilAdljwkhbpvpHAmHqLhvfRHrzhMC5uUxGYWf3352LWBBtTSjGHyJXxIrzLb7ps9WlCp8W 9+YOyTe9OYDwmSVqPio7FEI4ivzlYC5XWwxa1EGW6sz8SIg1Hd7pgcGhqinyuRb2xd6oEBoo2po wA6Xkv80xwXqtCAUUzxJ2i6MrXMXfvNhJWrWuP03UovLmL1xGO/X+J9+Ft6OxL4KSzrzbyzL3pq v8kcqB19R5eCKotYqWVZGwZCZvQwqdjHSTQR9t3XzNY8i4iZ X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A The SM8550 and SM8650 platforms have nearly the same dispcc block and very similar drivers. Seeing fixes being applied to one of them, but not another one, merge two drivers into a single codepiece. Depends: - https://lore.kernel.org/linux-arm-msm/20240716-topic-sm8650-upstream-fix-dispcc-v3-0-5bfd56c899da@linaro.org (patches 1/3 and 3/3 only) Signed-off-by: Dmitry Baryshkov --- Dmitry Baryshkov (7): clk: qcom: dispcc-sm8550: fix several supposed typos clk: qcom: dispcc-sm8550: use rcg2_ops for mdss_dptx1_aux_clk_src clk: qcom: dispcc-sm8550: make struct clk_init_data const clk: qcom: dispcc-sm8650: Update the GDSC flags clk: qcom: dispcc-sm8550: use rcg2_shared_ops for ESC RCGs clk: qcom: fold dispcc-sm8650 info dispcc-sm8550 dt-bindings: clock: qcom,sm8650-dispcc: replace with symlink drivers/clk/qcom/Kconfig | 14 +- drivers/clk/qcom/Makefile | 1 - drivers/clk/qcom/dispcc-sm8550.c | 198 +-- drivers/clk/qcom/dispcc-sm8650.c | 1796 ------------------------ include/dt-bindings/clock/qcom,sm8650-dispcc.h | 103 +- 5 files changed, 111 insertions(+), 2001 deletions(-) --- base-commit: 03a20d00e8fa44a58a0d363847e7113aab79ab68 change-id: 20240716-dispcc-sm8550-fixes-64d758c2dd34 Best regards,