From patchwork Thu Nov 14 09:54:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ziyue Zhang X-Patchwork-Id: 13874793 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4D5861F7540; Thu, 14 Nov 2024 09:54:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731578069; cv=none; b=rgx/4SIv6L5hu3Dm3QNXG+qqYeLVsnSeuZb6CRQzsz7+rj1dt1W8lR1s9Ylsh8kswrT0AlK37NZW6CvfqTMOodAChM8jyaTTRX8UrFSEY1ZzcSPXfQftxj/Q4FhGVnMffXlVAmOTlSCPn9UUKqH5749EN72wQq/SDLOuui46oX0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731578069; c=relaxed/simple; bh=YgbZ4gKbMb8qlLteM1HMPjw+0Lw2ZNYWJQCKQkSr3Ik=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=LT+SRn8z8QsYvGdPojGjKytq3Ni0GVHUjl9DnEXUSmm3irNmfd49NQO3CVW/Jv9UsveNbQXUJ6TxaAqLAzO/q0/KwZC0SXI7KnaVuI7AgZVThzF2b7u+ibS2NcbkbE/pdUt/McYQo8B99E9H3hMJvQWPHSSbE0WHorz6CurJlYE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Kigiq40W; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Kigiq40W" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4AE62Mar021072; Thu, 14 Nov 2024 09:54:16 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:message-id:mime-version :subject:to; s=qcppdkim1; bh=VChT8L5m620aHTiBRgrqhGnswnOpnFsN35L Wr8AjioY=; b=Kigiq40W01rgy3yluUOARAYoDWxEMOL0pvr4OuRYLC6/c5H/g5h PGjPQGUC/LG2SdOkuRmu16epQ9qxs6uPsl683QaSfEp3JTHJ9ostLKmy9MQLZU/H Qxh+dbxSCNCGT2bADMagUBX+Gv6MW1H6mJSfN5zF1tILStjvz6sEEJVGOfkcbyRZ e4OIGntjM5V4byxTEEh+DmiJ5aY4sP2sof7O4ODvEg4G9ElVst7Mt9dttVdSo/ZJ rQ9wN4uzk3HV0ARQnkjMiLL6hRuYtc7GvTTMxYo4Wvoeu5vEO5fQHWQvahbvJGYr a+2IBcXteo5oJnNNgcHPe8JEw0ZfI0SHSYA== Received: from aptaippmta02.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com [103.229.16.4]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 42v4kqyy80-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 14 Nov 2024 09:54:15 +0000 (GMT) Received: from pps.filterd (APTAIPPMTA02.qualcomm.com [127.0.0.1]) by APTAIPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 4AE9sDHr007468; Thu, 14 Nov 2024 09:54:13 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APTAIPPMTA02.qualcomm.com (PPS) with ESMTPS id 42t0tkyudb-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 14 Nov 2024 09:54:13 +0000 Received: from APTAIPPMTA02.qualcomm.com (APTAIPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 4AE9sD3i007462; Thu, 14 Nov 2024 09:54:13 GMT Received: from cse-cd02-lnx.ap.qualcomm.com (cse-cd02-lnx.qualcomm.com [10.64.75.246]) by APTAIPPMTA02.qualcomm.com (PPS) with ESMTPS id 4AE9sCRc007459 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 14 Nov 2024 09:54:13 +0000 Received: by cse-cd02-lnx.ap.qualcomm.com (Postfix, from userid 4438065) id 7F0B716C5; Thu, 14 Nov 2024 17:54:11 +0800 (CST) From: Ziyue Zhang To: vkoul@kernel.org, kishon@kernel.org, robh+dt@kernel.org, manivannan.sadhasivam@linaro.org, bhelgaas@google.com, kw@linux.com, lpieralisi@kernel.org, quic_qianyu@quicinc.com, conor+dt@kernel.org, neil.armstrong@linaro.org, andersson@kernel.org, konradybcio@kernel.org Cc: quic_shashim@quicinc.com, quic_kaushalk@quicinc.com, quic_tdas@quicinc.com, quic_tingweiz@quicinc.com, quic_aiquny@quicinc.com, kernel@quicinc.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, Ziyue Zhang , Krishna chaitanya chundru Subject: [PATCH 0/5] pci: qcom: Add QCS8300 PCIe support Date: Thu, 14 Nov 2024 17:54:04 +0800 Message-Id: <20241114095409.2682558-1-quic_ziyuzhan@quicinc.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: JDrnGlgUV_uGAjm22tVvRbagA8cZ5USV X-Proofpoint-GUID: JDrnGlgUV_uGAjm22tVvRbagA8cZ5USV X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 impostorscore=0 adultscore=0 priorityscore=1501 lowpriorityscore=0 phishscore=0 malwarescore=0 spamscore=0 clxscore=1011 mlxscore=0 mlxlogscore=999 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411140076 Update the relavent DT bindings for PCIe, add new config to the phy driver add pcie and phy nodes to the .dtsi file and enable then in board .dts file for the qcs8300-ride platform. build dependencies: -devicetree: https://lore.kernel.org/all/20240925-qcs8300_initial_dtsi-v2-0-494c40fa2a42@quicinc.com/ - tlmm: https://lore.kernel.org/linux-arm-msm/20240819064933.1778204-1-quic_jingyw@quicinc.com/ - gcc: https://lore.kernel.org/all/20240822-qcs8300-gcc-v2-0-b310dfa70ad8@quicinc.com/ - interconnect: https://lore.kernel.org/linux-arm-msm/20240910101013.3020-1-quic_rlaggysh@quicinc.com/ Signed-off-by: Krishna chaitanya chundru Signed-off-by: Ziyue Zhang --- Have follwing changes: - Document the QMP PCIe PHY on the QCS8300 platform. - Add dedicated schema for the PCIe controllers found on QCS8300. - Add compatible for qcs8300 platform. - Add configurations in devicetree for PCIe0, including registers, clocks, interrupts and phy setting sequence. - Add configurations in devicetree for PCIe1, including registers, clocks, interrupts and phy setting sequence. Ziyue Zhang (5): dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Document the QCS8300 QMP PCIe PHY Gen4 x2 phy: qcom-qmp-pcie: add dual lane PHY support for QCS8300 dt-bindings: PCI: qcom,pcie-sa8775p: document qcs8300 arm64: dts: qcom: qcs8300: enable pcie0 for QCS8300 arm64: dts: qcom: qcs8300: enable pcie1 for QCS8300 .../bindings/pci/qcom,pcie-sa8775p.yaml | 7 +- .../phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 2 + arch/arm64/boot/dts/qcom/qcs8300-ride.dts | 86 ++++- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 355 ++++++++++++++++++ drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 89 +++++ 5 files changed, 536 insertions(+), 3 deletions(-) base-commit: eb6a0b56032c62351a59a12915a89428bce68d1d