Message ID | 20250207-topic-sm8650-pmu-ppi-partition-v1-0-dd3ba17b3eea@linaro.org (mailing list archive) |
---|---|
Headers | show
Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D40AC6AA7 for <linux-arm-msm@vger.kernel.org>; Fri, 7 Feb 2025 10:31:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738924284; cv=none; b=SnZ+uZveDCokUycYuSzmelad9wJ7zoldCwivq9FkXBvfAMeIIxQH+WO4zfmPc9w12BN1j2GxWzdPHOncggDIx+Lxccm7NiqQ4QA2weQSZX3QTH5UmEnjFN4FesQpmj331/GDY+4q5KCzCBPyhO8F6+dHMMMeFHNDXuh71sWyGEI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738924284; c=relaxed/simple; bh=3p98QG4ex3N8/Po1UNXvmhY6FROi20vCqKEYtfIsfcg=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=Zc4dm1W3uEH9fQOKZcB2EfFN/SpO9UQCxS9U2WcKD4txx+3ZFA2zRkKzsaM0PYbN6EU6iN00IvHgwPtrgpbpCYuNEMFeDkxHHZlMYS8A8wbg/6GCsGewJCANDQZFN7OeIPUc/3V63ByValZxFfOfxoc02thmg+FVsDD+vV6eymI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=SA7Gs/la; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="SA7Gs/la" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-38dae9a0566so886923f8f.3 for <linux-arm-msm@vger.kernel.org>; Fri, 07 Feb 2025 02:31:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1738924281; x=1739529081; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=YREpSrkrflOlNGwP6NH/gAIlpHPiGAPOJ6ZNf02lLZc=; b=SA7Gs/laVeE3XwSlO0v2aFjlrkibqdYZ/dJ0iGQMIZaipeOYnZthCd3JxnfAssmRet +af4MCVGFMgOzZ3ysZ+i1x9TU0kWEOmhrRD8UTfXDLhLb17tGMFTCZm9ukQUgwcIDON0 ZRq5hbGSGZE9rDAR/TehhPCih5zlRzMcKugMGX/1P5YS1TZxfPSGlYChemRE1A5lX+Zi jh8JatGLCSgxzkdkI3BB1lgZN0gHYHwMtv+OliIyTKEpDDgaq14htFUEE4thrScvTapK tUnc+chdAeIpHy/pCv6ucPeDj6BAtuWxTiSVymSJTSYU7CHztmjORt7ihl3EJRApdu6N fTcw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738924281; x=1739529081; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=YREpSrkrflOlNGwP6NH/gAIlpHPiGAPOJ6ZNf02lLZc=; b=PaDfJn17gDkOV6SsgOoc/EjD6KVGWlQrRVWrVB97t46CUktjo/3mNRTpWkLvjNbzTB 9xm3hQ00cqYDGLlQgnX3OvgFIsdEN+UNhDx6bL9bbNbD84tDsbJYdF7ECMsYkwL9/NuZ 05QaJ9ib/unqcJQE3jqVGRpldPJo8dYTZge0xIiV7ElLpBpFZWPG2MpyzPbWB1spCK53 PT8BRL2e1vF/Wdx4GUTZueHdQnO0Fi7Ujv12g0dZt8hT/CZoRTvsI7qBrQIJNzFtLzNU OP5GbUbRDk0HTXLlcbEvN813zSvEIC+DZ+M6Jopw2sZLaYx9GB2YjlxpuykuyMWcvwsK WQsQ== X-Gm-Message-State: AOJu0YwcF6D9m2UjUV+tEuFiLJXP+3KOOa0buXBNOPfjLi9z3m8H2+h2 rhod63Pz9l0nGK2QKMWzGZwF2dK0EjlmVwvWMvN0v9zCzxBM0YMuxxXt5OK3AeI= X-Gm-Gg: ASbGncvzCYcjkStgCHN7AJtlEutXW+/WHfuqDSerm7d9e/NYDN13cF+CvMtJSd1uob6 +t2MLxhC2Cr/uUU1YfJ+qoZQoop3wN0GPn6VRt+oY2jF1xgLRvRX8TFSZvpw8cj9mXy1CM4aoG+ iXPhV1F4JNzeuSigwNzbyZeT2pn68mx9tYgfDAkH0JPGGbWrVKIBsBd8SrUQGIbKa+hdOzLAJKW +ivD9oepUDtqIFfWPSq7O2x5hzDRKXQwI9rD5Y+qVMg6I9l5Z61df0aBE1HDeO9gMNNLaQqEHrV 91244Soc7KxGX5R4S9wsaybk6pwCXHoe0qQX X-Google-Smtp-Source: AGHT+IEQclQ19QnwTTNLog5fe6aJupXgXdsoBvU42wl3/jA+8P+NFpayzk/EhLSa+4KzOBZeL8IJng== X-Received: by 2002:a5d:5985:0:b0:385:e30a:e0f7 with SMTP id ffacd0b85a97d-38dc932dd45mr1506939f8f.22.1738924281136; Fri, 07 Feb 2025 02:31:21 -0800 (PST) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38dc2f6aeafsm3170442f8f.20.2025.02.07.02.31.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Feb 2025 02:31:20 -0800 (PST) From: Neil Armstrong <neil.armstrong@linaro.org> Subject: [PATCH 0/2] arm64: dts: qcom: sm8650: switch to 4 interrupt cells to add PPI partitions for PMUs Date: Fri, 07 Feb 2025 11:31:14 +0100 Message-Id: <20250207-topic-sm8650-pmu-ppi-partition-v1-0-dd3ba17b3eea@linaro.org> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: <linux-arm-msm.vger.kernel.org> List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAPLgpWcC/x2NQQ5AMBAAvyJ7tkk1oeUr4lC62AM2bYlE/F3jO IeZeSBSYIrQFQ8EujjysWeoygKm1e0LIfvMoJWulVYG0yE8YdxsUyuU7UQRRnEhccoqVtT62Y7 WGO8gRyTQzPc/6If3/QDFv/yscAAAAA== X-Change-ID: 20250207-topic-sm8650-pmu-ppi-partition-1e9df8b877da To: Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konradybcio@kernel.org>, Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org> Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong <neil.armstrong@linaro.org> X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=696; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=3p98QG4ex3N8/Po1UNXvmhY6FROi20vCqKEYtfIsfcg=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBnpeD3/DNjPZBnMlj8uYjKDfeSfkIeDzBE7PEzkPJs cUUFQ5aJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZ6Xg9wAKCRB33NvayMhJ0Z0vEA CEZym2xl2EQc7+1fyt2NUWgOjXp9Y5rVxsmvd5XJzHKKKYh75dWkDa0sN9yJSXKgdP61oFqfMsjSJ7 ZaeHO8MYejD/5N+RDrLU7ymEQJZfu1m7z/cepaxgJNBfsEvdJceeEFUwcU+GA+AH67PTu9pQp+AmY8 6ZLD2psOmwJ2npqRwvixi4hnmF6P71KaX2im6kFST/iHaHuuCp0+dMf5vmYqcEBRko2vRBvigPyKMa xaIxmJUT16mZ8pcXs3tnhXIHME38UcQuplXZLRBfjBEpjbgL7lgiMwpp0ehzmpa7o5Z2Lu0P6jGyIF 1G86QXmwHOH3NU/AaPD5KLQh4C/qQZxdHbKp8DlxbTwb/v2kdS4at7sMWMcGqPEveBz9bOc1+bjxbx LG0swFnJaarxWO5/zZut+xv/0G85FGyGAUr2kZ/+eoEKmH7CrJ+PhZrmcfsefJYsPJrFgp+2dRgA6L HB8EJ1ziVYKra+5742LJRY4MNiVU34tMxlkchJHS7k4DfRZOfSy/UX/zaCiMl/3PoTj/oBoCAOV1xi 48P6LlTsvSjaBNtCptBlMW7ROEKIWuDPvzeOvA/vDmuBVsfyya0VNv24yG52I0USQdmv+womWHezZB E7/WLtR4nrb1VjJdLzaM6lNuzweTugXyAtEWfE5DmZxfcWWCm93vPy8pi6eg== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE |
Series |
arm64: dts: qcom: sm8650: switch to 4 interrupt cells to add PPI partitions for PMUs
|
expand
|
Swich to 4 interrupt cells on the GIC node to allow us passing the proper PPI interrupt partitions for the ARM PMUs. Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org> --- Neil Armstrong (2): arm64: dts: qcom: sm8650: switch to interrupt-cells 4 to add PPI partitions arm64: dts: qcom: sm8650: add PPI interrupt partitions for the ARM PMUs arch/arm64/boot/dts/qcom/sm8650.dtsi | 556 ++++++++++++++++++----------------- 1 file changed, 285 insertions(+), 271 deletions(-) --- base-commit: 808eb958781e4ebb6e9c0962af2e856767e20f45 change-id: 20250207-topic-sm8650-pmu-ppi-partition-1e9df8b877da Best regards,