From patchwork Tue Feb 11 04:45:52 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pratyush Brahma X-Patchwork-Id: 13968942 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 16BC92F5E; Tue, 11 Feb 2025 04:46:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739249191; cv=none; b=P3WULdGyxFU7xT27nJCAnVah9WrtysCrnAxN4ueAlkdNFyNT4QEs7MxhNN+zfYy35GxIdzEYv4Zz7/3ieIVbfLI8iRUiVs7WC9LJIgKPaA2Npmw/6P16oKnXKbgvzfeo5HqRDXyXuRoOT3bgZINEU1MqYaFurH4fPNiWZ2F/UEc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739249191; c=relaxed/simple; bh=McOZt8EMFCYaBYql7fipCYligaaQW+bEOpaqsbXqnjg=; h=From:Subject:Date:Message-ID:MIME-Version:Content-Type:To:CC; b=rsHpsaiuR2zXI5pn0mxB+28vj2JlnXsPhdHnHtCRuSJ8iJpsIT97zaYTP9ioTi4+S2qCYLTmpQBDKQnKBAHnmiIKVouLsnGny1JVeUv+OSlakg+1kLz4lJjh0UigzY5lkOAJ19OzISiAHphMRwNPad4ZpDhwtnnmsTgV5tyl/hA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=eUn+bCH5; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="eUn+bCH5" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 51AKKLpG002481; Tue, 11 Feb 2025 04:46:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=rweMDKU7jILbWAEYKzmL8t nl3AeztWlseOhIln/HMIY=; b=eUn+bCH5rH7ClEElyqdzELkI7+r9wA/SSdCDgd feVTdg5rVSMcd55jFJ0IulM3hiZ12oFfbj58WzbNDemQUMywq/yXleWG1T1HDsUj 5LqTI6Hb8LIjis4771NMG5dwqxm9KSgd1dzRCLiRnmQCygIEmyutb3/bv++Qog5Z g8yHjOGcrJbM1ptzWxOCCJTYPrkAPQP6CfbjeDvql/cQQwZh/ErK+RdkRvUqlL3g yhsaKJ7eu+EVz6GsAyKuMPp6zU6Dj2tp2cbPgRql1RlbyCIZbNp3Qps5af1UADJi peTH0BoTZtPBtg5CslsaqUkiL8HUu0Ms/UG6pgV81CdAr/Gw== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 44p0dqentu-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 11 Feb 2025 04:46:18 +0000 (GMT) Received: from nasanex01c.na.qualcomm.com (nasanex01c.na.qualcomm.com [10.45.79.139]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 51B4kIir027512 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 11 Feb 2025 04:46:18 GMT Received: from hu-pbrahma-hyd.qualcomm.com (10.80.80.8) by nasanex01c.na.qualcomm.com (10.45.79.139) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Mon, 10 Feb 2025 20:46:14 -0800 From: Pratyush Brahma Subject: [PATCH v5 0/2] Add support for GPU SMMU on QCS8300 Date: Tue, 11 Feb 2025 10:15:52 +0530 Message-ID: <20250211-b4-branch-gfx-smmu-v5-0-ff0bcb6a3c51@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-B4-Tracking: v=1; b=H4sIAADWqmcC/22Nyw6DIBREf8XcdW+DgPSx6n80LpCC3IVooRobw 7+X2m2T2ZxJ5swGyUayCa7VBtEulGgMBZpDBcbr0FukR2HgjDesFjV2Eruog/HYuxXTMMzYMcF VfVGCKQllOEXraN2l97awp/Qa43v/WOS3/ek4E/90i0SGVutTieJOnm/PmQwFczTjAG3O+QNn4 tHOtgAAAA== X-Change-ID: 20250131-b4-branch-gfx-smmu-b03261963064 To: Will Deacon , Robin Murphy , "Joerg Roedel" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio CC: , , , , , Pratyush Brahma , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1739249174; l=2091; i=quic_pbrahma@quicinc.com; s=20250113; h=from:subject:message-id; bh=McOZt8EMFCYaBYql7fipCYligaaQW+bEOpaqsbXqnjg=; b=ueb+q6Ysrxv/DCpBNWDdVRsGrNMhzSvM0V5LKPqZKAWZoBWXj8Uv5bjzoOQARTT93xShN5lPX qC8ao66917NAV68qi4oAhRc6p2LMVbe7o3I2xEhn7Sx3Te02jzwYIfC X-Developer-Key: i=quic_pbrahma@quicinc.com; a=ed25519; pk=YvfZKC4rRO1Fot+wlXZqsoQWnAtLqrpMyEzslw3Ji+M= X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01c.na.qualcomm.com (10.45.79.139) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: rtXo1t1Nyw0bIEMNcaL8cpqxdvesyucX X-Proofpoint-ORIG-GUID: rtXo1t1Nyw0bIEMNcaL8cpqxdvesyucX X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-02-11_02,2025-02-10_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 suspectscore=0 phishscore=0 spamscore=0 malwarescore=0 impostorscore=0 lowpriorityscore=0 clxscore=1011 priorityscore=1501 bulkscore=0 mlxlogscore=999 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2501170000 definitions=main-2502110026 Enable GPU SMMU function on QCS8300 platform. GPU SMMU is required for address translation in GPU device. Signed-off-by: Pratyush Brahma --- Changes since v4: - Corrected the clocks list to be inline with clock-names - Removed stray whitespaces - Added r-by tag from Krzysztof on the bindings patch - Link to v4: https://lore.kernel.org/r/20250203-b4-branch-gfx-smmu-v4-0-eaa7aa762f48@quicinc.com Changes since v3: - Modified the order of clock voting and properties as suggested by Konrad - Removed dependency on clocks in commit text as change is merged in linux-next before current base commit Link to v3: https://lore.kernel.org/all/20241227105818.28516-1-quic_pbrahma@quicinc.com/ Changes since v2: Corrected typo in cover letter to include QCS8300 Link to v2:https://lore.kernel.org/all/20241227104651.4531-1-quic_pbrahma@quicinc.com/ Changes since v1: Updated bindings for gpu smmu for qcs8300 as per Dmitry's comment Link to v1: https://lore.kernel.org/all/20241224100521.7616-1-quic_pbrahma@quicinc.com/ To: Will Deacon To: Robin Murphy To: Joerg Roedel To: Rob Herring To: Krzysztof Kozlowski To: Conor Dooley To: Bjorn Andersson To: Konrad Dybcio Cc: linux-arm-kernel@lists.infradead.org Cc: iommu@lists.linux.dev Cc: devicetree@vger.kernel.org Cc: linux-kernel@vger.kernel.org Cc: linux-arm-msm@vger.kernel.org --- Pratyush Brahma (2): dt-bindings: arm-smmu: Document QCS8300 GPU SMMU arm64: dts: qcom: qcs8300: Add device node for gfx_smmu .../devicetree/bindings/iommu/arm,smmu.yaml | 3 +- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 39 ++++++++++++++++++++++ 2 files changed, 41 insertions(+), 1 deletion(-) --- base-commit: a13f6e0f405ed0d3bcfd37c692c7d7fa3c052154 change-id: 20250131-b4-branch-gfx-smmu-b03261963064 Best regards,