@@ -52,6 +52,7 @@
qcom,acc = <&acc0>;
next-level-cache = <&L2_0>;
qcom,saw = <&saw0>;
+ cpu-idle-states = <&CPU_SPC>;
L2_0: l2-cache {
compatible = "arm,arch-cache";
cache-level = <2>;
@@ -67,6 +68,7 @@
qcom,acc = <&acc1>;
next-level-cache = <&L2_0>;
qcom,saw = <&saw1>;
+ cpu-idle-states = <&CPU_SPC>;
};
CPU2: cpu@2 {
@@ -77,6 +79,7 @@
qcom,acc = <&acc2>;
next-level-cache = <&L2_0>;
qcom,saw = <&saw2>;
+ cpu-idle-states = <&CPU_SPC>;
};
CPU3: cpu@3 {
@@ -87,6 +90,17 @@
qcom,acc = <&acc3>;
next-level-cache = <&L2_0>;
qcom,saw = <&saw3>;
+ cpu-idle-states = <&CPU_SPC>;
+ };
+
+ idle-states {
+ CPU_SPC: spc {
+ compatible = "qcom,idle-state-spc",
+ "arm,idle-state";
+ entry-latency-us = <130>;
+ exit-latency-us = <150>;
+ min-residency-us = <2000>;
+ };
};
};
Add ARM common idle states device bindings for cpuidle support for 8916 SOC. Signed-off-by: Lina Iyer <lina.iyer@linaro.org> --- arch/arm64/boot/dts/qcom/msm8916.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+)