Message ID | 1671012352-1825-15-git-send-email-quic_vpolimer@quicinc.com (mailing list archive) |
---|---|
State | Superseded |
Headers | show
Return-Path: <linux-arm-msm-owner@kernel.org> X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4CDAAC001B2 for <linux-arm-msm@archiver.kernel.org>; Wed, 14 Dec 2022 10:09:11 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238160AbiLNKJJ (ORCPT <rfc822;linux-arm-msm@archiver.kernel.org>); Wed, 14 Dec 2022 05:09:09 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33516 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238161AbiLNKI3 (ORCPT <rfc822;linux-arm-msm@vger.kernel.org>); Wed, 14 Dec 2022 05:08:29 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 12C06B6; Wed, 14 Dec 2022 02:07:36 -0800 (PST) Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 2BE6nTJs015882; Wed, 14 Dec 2022 10:07:33 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=6cGylqvNlT58TRB2vjYmHAWx6QqDNsBk9aO//XZP6GE=; b=PreE+87JkChZmMlrkdjieGlmqIGXlXJjyyW854+mmnSrzGltSzG7p0AVcWbPwT18SGk5 lsLZkihdC7zVW60iziPnWmOjlwXRdnxurKOs26r1yZeruE4ZIxequYjaKalxQmXs717c u2VDvBqfJV3+NjK2kqwWQJsdLQhWrAuGwOmeH1F6TQnWjhlGO18/Is3uHSfQ9CGWO2bC QSUxSjc6kisbFSESLVImFI997D8GlJyaIvwllic2PtjUbjsSbWi9uAAHTly5c0UxAXPy O4RurU4h99G/NgpZts6UrL13TFt96z8cMEsDfapbtHDgrmd/aVExZzUAJZ921ysGzL1S 6w== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3mf6rkgn06-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 14 Dec 2022 10:07:33 +0000 Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 2BEA7WCi016790 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 14 Dec 2022 10:07:32 GMT Received: from vpolimer-linux.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Wed, 14 Dec 2022 02:07:26 -0800 From: Vinod Polimera <quic_vpolimer@quicinc.com> To: <dri-devel@lists.freedesktop.org>, <linux-arm-msm@vger.kernel.org>, <freedreno@lists.freedesktop.org>, <devicetree@vger.kernel.org> CC: Vinod Polimera <quic_vpolimer@quicinc.com>, <linux-kernel@vger.kernel.org>, <robdclark@gmail.com>, <dianders@chromium.org>, <swboyd@chromium.org>, <quic_kalyant@quicinc.com>, <dmitry.baryshkov@linaro.org>, <quic_khsieh@quicinc.com>, <quic_vproddut@quicinc.com>, <quic_bjorande@quicinc.com>, <quic_aravindh@quicinc.com>, <quic_abhinavk@quicinc.com>, <quic_sbillaka@quicinc.com> Subject: [PATCH v9 14/15] drm/msm/disp/dpu: reset the datapath after timing engine disable Date: Wed, 14 Dec 2022 15:35:51 +0530 Message-ID: <1671012352-1825-15-git-send-email-quic_vpolimer@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1671012352-1825-1-git-send-email-quic_vpolimer@quicinc.com> References: <1671012352-1825-1-git-send-email-quic_vpolimer@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: iBGJmznY-85C2pquqUmBO1fLh_mZvuAa X-Proofpoint-GUID: iBGJmznY-85C2pquqUmBO1fLh_mZvuAa X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.923,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2022-12-14_04,2022-12-13_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 adultscore=0 priorityscore=1501 clxscore=1015 phishscore=0 malwarescore=0 mlxlogscore=999 spamscore=0 suspectscore=0 impostorscore=0 mlxscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2212140079 Precedence: bulk List-ID: <linux-arm-msm.vger.kernel.org> X-Mailing-List: linux-arm-msm@vger.kernel.org |
Series |
Add PSR support for eDP
|
expand
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c index 685cb44..a597cca 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c @@ -591,6 +591,7 @@ static void dpu_encoder_phys_vid_disable(struct dpu_encoder_phys *phys_enc) } } + dpu_encoder_helper_phys_cleanup(phys_enc); phys_enc->enable_state = DPU_ENC_DISABLED; }
Reset the datapath after disabling the timing gen, such that it can start on a clean slate when the intf is enabled back. This was a recommended sequence from the DPU HW programming guide. Signed-off-by: Vinod Polimera <quic_vpolimer@quicinc.com> --- drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c | 1 + 1 file changed, 1 insertion(+)