diff mbox series

arm64: qcom: dts: sm8250: add iommu nodes to qup devices

Message ID 20200917161056.3156142-1-dmitry.baryshkov@linaro.org (mailing list archive)
State Accepted
Commit 8530939383f5770120cbdb107393012d4239654e
Headers show
Series arm64: qcom: dts: sm8250: add iommu nodes to qup devices | expand

Commit Message

Dmitry Baryshkov Sept. 17, 2020, 4:10 p.m. UTC 
Add IOMMU nodes to QUP devices on SM8250. Without this the board will
reboot on when I2C DMA transfers are used.

Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
---
 arch/arm64/boot/dts/qcom/sm8250.dtsi | 3 +++
 1 file changed, 3 insertions(+)

Comments

patchwork-bot+linux-arm-msm@kernel.org Nov. 24, 2020, 4:10 a.m. UTC | #1 
Hello:

This patch was applied to qcom/linux.git (refs/heads/for-next):

On Thu, 17 Sep 2020 19:10:56 +0300 you wrote:
> Add IOMMU nodes to QUP devices on SM8250. Without this the board will
> reboot on when I2C DMA transfers are used.
> 
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
> ---
>  arch/arm64/boot/dts/qcom/sm8250.dtsi | 3 +++
>  1 file changed, 3 insertions(+)

Here is the summary with links:
  - arm64: qcom: dts: sm8250: add iommu nodes to qup devices
    https://git.kernel.org/qcom/c/8530939383f5

You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
diff mbox series

Patch

diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi
index 3170a612f65f..6d00cab1553d 100644
--- a/arch/arm64/boot/dts/qcom/sm8250.dtsi
+++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi
@@ -467,6 +467,7 @@  qupv3_id_2: geniqup@8c0000 {
 				 <&gcc GCC_QUPV3_WRAP_2_S_AHB_CLK>;
 			#address-cells = <2>;
 			#size-cells = <2>;
+			iommus = <&apps_smmu 0x63 0x0>;
 			ranges;
 			status = "disabled";
 
@@ -673,6 +674,7 @@  qupv3_id_0: geniqup@9c0000 {
 				 <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
 			#address-cells = <2>;
 			#size-cells = <2>;
+			iommus = <&apps_smmu 0x5a3 0x0>;
 			ranges;
 			status = "disabled";
 
@@ -935,6 +937,7 @@  qupv3_id_1: geniqup@ac0000 {
 				 <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
 			#address-cells = <2>;
 			#size-cells = <2>;
+			iommus = <&apps_smmu 0x43 0x0>;
 			ranges;
 			status = "disabled";