From patchwork Thu Oct 6 12:46:43 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13000271 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7318DC4167B for ; Thu, 6 Oct 2022 12:48:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230341AbiJFMsb (ORCPT ); Thu, 6 Oct 2022 08:48:31 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33002 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231316AbiJFMrj (ORCPT ); Thu, 6 Oct 2022 08:47:39 -0400 Received: from mail-lj1-x236.google.com (mail-lj1-x236.google.com [IPv6:2a00:1450:4864:20::236]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 21024A3441 for ; Thu, 6 Oct 2022 05:47:22 -0700 (PDT) Received: by mail-lj1-x236.google.com with SMTP id x40so2079235ljq.9 for ; Thu, 06 Oct 2022 05:47:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=BhbTeBROl4/tOR51peuLJrLs0zaAX19oqYrmPX71dUc=; b=yCCjRXoAmJP0S6lgERbIi5iJYiYoBPwMKrA0sSuuCpleyMGy7yr2b28FYfmM4vURsq 9VaqdyWCePZ2bRmswXlmVnyDSoGEHu8hAqoukq6fumRUCV7Ofus4fbhYZs70hGiFlK0i +fHpttUjGCln5rr5+m0F3ck0HSiDxwDv1DmUcK2CqIWIwDWmuVXsxA/uG6VD/rZ7+ccC s5Lgika30VtVu7jn8kWmo8o5mKKbbVKzZCBUk04ZYdOAezGNL18Km4Jn52T8S7WY6ONS O/uc6n1c8btPKjnmV6517mr5Ex4NOrPK0kfgRtG2pIHleEOUvKCgY2qthwYjidunJsGJ VJNw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=BhbTeBROl4/tOR51peuLJrLs0zaAX19oqYrmPX71dUc=; b=jURf7artieXygCFm33JWegPFTU6d0N+bHVUAdPtRMcnFUjOS3zzjDDEZKIB0/ySYgN wCzhJSUOBGEsS/CB+GqPGZ5IfgkxqpON1OyoSrI+voFnHzoQ2zZrCUWUB1ircByCcY4f teCjuO5AnFhucmclybZJcyHhSWu7oPZFJVAzTlQMoHYucW+SnNkRPSkApCyytvvFSeDY eh382Q1X3975o8PD1Q8VlLuWrl5LyFJawfiLe+3nfQ4bg0V6QeEZiOn5B/oy0RiHksTp cu8GoRafKiwXQ8lD9LdG5XNtE0xxmfnYJFyxZlzS3xxaAqbABdgvE6P8mZZQu7d5VDVh NriA== X-Gm-Message-State: ACrzQf1SoD8ze/GDz3bQzuiYepka7C0ZfFUC4ysS3J//kPL6WUXEBNws zsJEHynE7Qxo3wHbhY8HOBrJQw== X-Google-Smtp-Source: AMsMyM6VWYKjknNg/GEn95XfCDfHxTvyfGwlJ/ypT2LrshsmsO8fKd6hRSRKQHC9kupxUaNqdXrIyg== X-Received: by 2002:a2e:9d5a:0:b0:25e:2c67:edaf with SMTP id y26-20020a2e9d5a000000b0025e2c67edafmr1714927ljj.437.1665060442427; Thu, 06 Oct 2022 05:47:22 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id br32-20020a056512402000b00497a3e2a191sm2687659lfb.112.2022.10.06.05.47.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Oct 2022 05:47:21 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski , Rob Herring Subject: [PATCH v4 18/34] dt-bindings: pinctrl: qcom,msm8909-tlmm: fix matching pin config Date: Thu, 6 Oct 2022 14:46:43 +0200 Message-Id: <20221006124659.217540-19-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> References: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The TLMM pin controller follows generic pin-controller bindings, so should have subnodes with '-state' and '-pins'. Otherwise the subnodes (level one and two) are not properly matched. This method also unifies the bindings with other Qualcomm TLMM and LPASS pinctrl bindings. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Bjorn Andersson Reviewed-by: Stephan Gerhold Reviewed-by: Rob Herring --- .../devicetree/bindings/pinctrl/qcom,msm8909-tlmm.yaml | 7 ++++--- 1 file changed, 4 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,msm8909-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,msm8909-tlmm.yaml index e03530091478..b1735918fa90 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,msm8909-tlmm.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,msm8909-tlmm.yaml @@ -43,8 +43,9 @@ patternProperties: oneOf: - $ref: "#/$defs/qcom-msm8909-tlmm-state" - patternProperties: - ".*": + "-pins$": $ref: "#/$defs/qcom-msm8909-tlmm-state" + additionalProperties: false $defs: qcom-msm8909-tlmm-state: @@ -136,13 +137,13 @@ examples: }; uart-w-subnodes-state { - rx { + rx-pins { pins = "gpio4"; function = "blsp_uart1"; bias-pull-up; }; - tx { + tx-pins { pins = "gpio5"; function = "blsp_uart1"; bias-disable;