| Message ID | 20240125-sa8295p-gpu-v4-8-7011c2a63037@quicinc.com (mailing list archive) |
|---|---|
| State | Accepted |
| Commit | 42945eb663d88471a0c394d9f466401b1a8d791f |
| Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EB3513A26F;
Thu, 25 Jan 2024 21:05:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.180.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1706216723; cv=none;
b=CeNUzRNN9P/6vBxu5/b/Ty91sBF1lbciZSIsRyQAlVsKGN4j1WdkWgIToWoIdWBkwC2VbsDrTWwMBg9SIbGYhLPyo/N5v/udV42EmAY7PBpu2T/K60LHld83YnSVcWYDd7pdm1sW8eWIhyvGnae6G6Q2cMwO/ZPJuR+2A6Bljas=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1706216723; c=relaxed/simple;
bh=+O+HtBL22at3YsSblQW0xAc9Tt+RUy/3+XcfmdYZC1M=;
h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References:
In-Reply-To:To:CC;
b=pczdOnpa5MBy7+W/bApuCQtgE1OVnLgYP87lmsFdK3TDLojPn4Cn4oQK+5ERqiBlsx64AkNwBaHbXym+qrCwrKjAX4vHPw3mbN2qpN8yzlZ6WA8taNP/AbvVWvkjxDtSHungSXky+fvcpfBBx//bqShnxjCjs2YT8RpN6qRfbsw=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=quicinc.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=b5FX5eLU; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="b5FX5eLU"
Received: from pps.filterd (m0279873.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id
40PJXRHM012751;
Thu, 25 Jan 2024 21:05:15 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
from:date:subject:mime-version:content-type
:content-transfer-encoding:message-id:references:in-reply-to:to
:cc; s=qcppdkim1; bh=E7qU4RTgqiuopiFft0zFpy55mYuIKEDnGZ5FSl72Fcc
=; b=b5FX5eLU0qz0i6Y/vY1uTs2RHbLdA6oeT2A3c/rsHM+NDRRCcx2dkDEJN+d
pwIz+4G57uOBXa1pLB9TTQhqN99nN1zI72ymlkyITmO90lKTVL6e5wT2NyCoGqZC
GkJ6TtR+MBaq1tihIAecRCKBejsl1b4yd1vYfEGQP3PvKP/QiUpUS+WErDtdqkJD
VWlVZJ5nEMgp50aa7S1BjbEIYbELR3ikVjSpjAn9YD094yLS4UzR7EqGbJuuBply
e/0cxSaprzIRYntww5bz4XiIqROWaS9q/RI/h2zzH6ioAyw83qyZ0w/9bhKiO3yM
INHp7HJqhavbz2PlMnf30NwEb7w==
Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3vup5cspv4-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Thu, 25 Jan 2024 21:05:15 +0000 (GMT)
Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com
[10.47.97.35])
by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
40PL5Ek2031728
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Thu, 25 Jan 2024 21:05:14 GMT
Received: from [169.254.0.1] (10.49.16.6) by nalasex01c.na.qualcomm.com
(10.47.97.35) with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 25 Jan
2024 13:05:13 -0800
From: Bjorn Andersson <quic_bjorande@quicinc.com>
Date: Thu, 25 Jan 2024 13:05:14 -0800
Subject: [PATCH v4 8/8] arm64: defconfig: Enable MAX20411 regulator driver
Precedence: bulk
X-Mailing-List: linux-arm-msm@vger.kernel.org
List-Id: <linux-arm-msm.vger.kernel.org>
List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-ID: <20240125-sa8295p-gpu-v4-8-7011c2a63037@quicinc.com>
References: <20240125-sa8295p-gpu-v4-0-7011c2a63037@quicinc.com>
In-Reply-To: <20240125-sa8295p-gpu-v4-0-7011c2a63037@quicinc.com>
To: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio
<konrad.dybcio@linaro.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>,
"Krzysztof
Kozlowski" <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley
<conor+dt@kernel.org>,
Taniya Das <quic_tdas@quicinc.com>,
Johan Hovold
<johan+linaro@kernel.org>
CC: <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-pm@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>,
"Bjorn
Andersson" <quic_bjorande@quicinc.com>
X-Mailer: b4 0.12.4
X-Developer-Signature: v=1; a=ed25519-sha256; t=1706216711; l=670;
i=quic_bjorande@quicinc.com; s=20230915; h=from:subject:message-id;
bh=+O+HtBL22at3YsSblQW0xAc9Tt+RUy/3+XcfmdYZC1M=;
b=Zt7vqOuJqlj226Il+Xa9PhqxNwKHXn+5ORn3UmyETeZquS6H/63Ml1k17+svdSBnayTmhf9CM
iojHAF3qeaXBAP7GpPM8zMdOCSa/EptGjZFiGNfzoh7TaeaejokK7ef
X-Developer-Key: i=quic_bjorande@quicinc.com; a=ed25519;
pk=VkhObtljigy9k0ZUIE1Mvr0Y+E1dgBEH9WoLQnUtbIM=
X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To
nalasex01c.na.qualcomm.com (10.47.97.35)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: hGzViXEhRVBy25z8Kehu0on8MwpNvbyu
X-Proofpoint-ORIG-GUID: hGzViXEhRVBy25z8Kehu0on8MwpNvbyu
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26
definitions=2024-01-25_13,2024-01-25_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
priorityscore=1501
suspectscore=0 phishscore=0 malwarescore=0 mlxlogscore=769 clxscore=1015
bulkscore=0 lowpriorityscore=0 impostorscore=0 spamscore=0 adultscore=0
mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.19.0-2401190000 definitions=main-2401250152
|
| Series |
arm64: dts: qcom: sa8295p: Enable GPU
|
expand
|
diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index e6cf3e5d63c3..43cd31f30fd2 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -752,6 +752,7 @@ CONFIG_REGULATOR_HI6421V530=y CONFIG_REGULATOR_HI655X=y CONFIG_REGULATOR_MAX77620=y CONFIG_REGULATOR_MAX8973=y +CONFIG_REGULATOR_MAX20411=m CONFIG_REGULATOR_MP8859=y CONFIG_REGULATOR_MT6315=m CONFIG_REGULATOR_MT6357=y
The Qualcomm SA8295P ADP board uses a max20411 to power the GPU subsystem. Signed-off-by: Bjorn Andersson <quic_bjorande@quicinc.com> --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+)