From patchwork Mon Feb 5 16:31:23 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13545835 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5DEE43FE48 for ; Mon, 5 Feb 2024 16:31:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707150690; cv=none; b=hu0s4+O3fDzrmeUdmIep3bVjotNpD9l3Xl5C7vzRY4oQfXrrFYxhFAmhJ8mvgQoTKwcSFpLCogO/n68agELzKWMThjCpRcunu/6IJXVGfz18U6TsZsX7LrMcy+PD9E6IAa3+IbPMuTNKvtXB2nwdRgRYGHAqackTicabRY7kUjY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707150690; c=relaxed/simple; bh=ZZsbEv/1D0ZyP4euZdUeoiAk7r963SzotEo4LThOh+U=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=IRvWM3Aq7plyt4Tc5U0+kGrRLJOJlOt2m3tvtkYmTbkGmxWb9D4sJZd7ro4yDPFvqJDDB9SZ0Uf7YFtYT9iHxP49DMLm6xXSXwp5z1xSt1snoU4UXcfuDe9bIGG9g42PtLgcmtHhcEwGX3jv8WoC4sTD6/dyUbD9aAfiK5r+GY8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nhDNuqvZ; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nhDNuqvZ" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-40fdffc3831so1192875e9.1 for ; Mon, 05 Feb 2024 08:31:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1707150686; x=1707755486; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=2mmVlSbLzbn2cV2V2PAlQSgzcyVZHi2ZF25snwbWCZc=; b=nhDNuqvZeWQZb2PNWgNNLxiIkUeJih5i+jwaJ+ttKlrx/IvYkZysrI6PxC4PByj9ga LO1L9LgUGOZuPOXUBhw+D66P+TBcdXn3egY66xYyfPey+bf9T52w4LX9SxRKWm96ecoV KyGCpg9+ft8LjX4upqJI/uSZRgEBBkv6k32oGSCa52D0lRZK+7KZ7KDwkRYx4BZ4Tv0l Nf8C0/UVB2H6OQDPbMIxCLBvytLu/VHAD2HQeIamnT1Vj5zWHYQapWwdClA/z3nlO3n3 3qmBXAnM5LfM47lp0/0Bi0rVUtFOndHw1a2sxxsoQG8VIBbhNeYeQ3G54gngmj5+xnFm 83Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707150686; x=1707755486; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=2mmVlSbLzbn2cV2V2PAlQSgzcyVZHi2ZF25snwbWCZc=; b=c0/PQjPJ8v9wFVGlMEDEVIliKkFYNQxV7GkPlN13x2lqpRC5h4YHMsiEPgcIXkzB+e ej1rYsiE42yYLftZZiaFPCzwWnZgVNT3/Ndzu4oXF6CGnZ6RijJzFclz+gAsSoxzwSMH yCPeCBXsJZYvICx/XhNW3scF3Xw8vYyNpcLZLqUPY7zj9qtzZEpUyLX1j9sUNRZEhna7 ax2iCwuolKlD26/q5XzFRGYmZgCZijv1A9sPaU4ePDv0KH+fWvw3ItyJAgtZhsPfF7AJ 2fIk4KmvYH/6SZPJUl1VVd42I9WF1qwz5PU71PlQeZUji1JWlSEnni9cllsAahyucJJI QNWg== X-Gm-Message-State: AOJu0YzVf6uFhhk7Norxjds/wISSIqlDnB5sJZm/QwgZx1iongz+CF2Z mR6aR7Y0s1evhbvldcF/+bmALAS8Yh0uQlXw3x+i4nkCG7OorpHatFjUkWzmNYY= X-Google-Smtp-Source: AGHT+IHcgEDhpRHufFOfIzR3TF/r4pymEoTiZdyAKrASgnslqnqkgafBRgGBD93gn4gG46EdlplpMQ== X-Received: by 2002:a05:600c:474a:b0:40f:b8e7:ad51 with SMTP id w10-20020a05600c474a00b0040fb8e7ad51mr243391wmo.31.1707150686641; Mon, 05 Feb 2024 08:31:26 -0800 (PST) X-Forwarded-Encrypted: i=0; AJvYcCVU1Nn87lYzSBZIPKkkwJKjWuEWXZZivo1BmQx0+xQVU2KR/DPgWgYAGqJY77Y/ppeBuAQk1BBUqLv6K9Y6I0YAwL4/uR1kZHn1Lb46uSeJYIJTzlRZWPZ2P+y405r54RErKBo8DFuh+Mn8YQE08JgqOwBd5sVMc1dWu2tUJGg31LdPytZHimUwX67T1zJwU3SWr7jkxKJlNFcJWnKtXu3u2IQY86eK+cMEaw1tR5uwUiW5FfiFIE8NhHYwwpYPff35U8CREaVTlA7n Received: from krzk-bin.. ([178.197.222.62]) by smtp.gmail.com with ESMTPSA id r11-20020a05600c458b00b0040fdb244485sm303337wmo.40.2024.02.05.08.31.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 05 Feb 2024 08:31:26 -0800 (PST) From: Krzysztof Kozlowski To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH] arm64: dts: qcom: sc8180x: describe all PCI MSI interrupts Date: Mon, 5 Feb 2024 17:31:23 +0100 Message-Id: <20240205163123.81842-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Each group of MSI interrupts is mapped to the separate host interrupt. Describe each of interrupts in the device tree for PCIe hosts. This also corrects PCIe1 and PCIe2 first MSI interrupt. Signed-off-by: Krzysztof Kozlowski Tested-by: Konrad Dybcio Reviewed-by: Konrad Dybcio --- Not tested on HW. Binding changes: https://lore.kernel.org/all/20240205-dt-bindings-pci-qcom-split-continued-v1-0-c333cab5eeea@linaro.org/ --- arch/arm64/boot/dts/qcom/sc8180x.dtsi | 72 ++++++++++++++++++++++++--- 1 file changed, 64 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sc8180x.dtsi b/arch/arm64/boot/dts/qcom/sc8180x.dtsi index 0430d99091e3..c999cd2ec6df 100644 --- a/arch/arm64/boot/dts/qcom/sc8180x.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8180x.dtsi @@ -1708,8 +1708,22 @@ pcie0: pcie@1c00000 { ranges = <0x01000000 0x0 0x60200000 0x0 0x60200000 0x0 0x100000>, <0x02000000 0x0 0x60300000 0x0 0x60300000 0x0 0x3d00000>; - interrupts = ; - interrupt-names = "msi"; + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "msi0", + "msi1", + "msi2", + "msi3", + "msi4", + "msi5", + "msi6", + "msi7"; #interrupt-cells = <1>; interrupt-map-mask = <0 0 0 0x7>; interrupt-map = <0 0 0 1 &intc 0 149 IRQ_TYPE_LEVEL_HIGH>, /* int_a */ @@ -1805,8 +1819,22 @@ pcie3: pcie@1c08000 { ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>, <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>; - interrupts = ; - interrupt-names = "msi"; + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "msi0", + "msi1", + "msi2", + "msi3", + "msi4", + "msi5", + "msi6", + "msi7"; #interrupt-cells = <1>; interrupt-map-mask = <0 0 0 0x7>; interrupt-map = <0 0 0 1 &intc 0 434 IRQ_TYPE_LEVEL_HIGH>, /* int_a */ @@ -1903,8 +1931,22 @@ pcie1: pcie@1c10000 { ranges = <0x01000000 0x0 0x68200000 0x0 0x68200000 0x0 0x100000>, <0x02000000 0x0 0x68300000 0x0 0x68300000 0x0 0x3d00000>; - interrupts = ; - interrupt-names = "msi"; + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "msi0", + "msi1", + "msi2", + "msi3", + "msi4", + "msi5", + "msi6", + "msi7"; #interrupt-cells = <1>; interrupt-map-mask = <0 0 0 0x7>; interrupt-map = <0 0 0 1 &intc 0 747 IRQ_TYPE_LEVEL_HIGH>, /* int_a */ @@ -2001,8 +2043,22 @@ pcie2: pcie@1c18000 { ranges = <0x01000000 0x0 0x70200000 0x0 0x70200000 0x0 0x100000>, <0x02000000 0x0 0x70300000 0x0 0x70300000 0x0 0x3d00000>; - interrupts = ; - interrupt-names = "msi"; + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "msi0", + "msi1", + "msi2", + "msi3", + "msi4", + "msi5", + "msi6", + "msi7"; #interrupt-cells = <1>; interrupt-map-mask = <0 0 0 0x7>; interrupt-map = <0 0 0 1 &intc 0 663 IRQ_TYPE_LEVEL_HIGH>, /* int_a */