Message ID | 20240214180347.1399-4-quic_parellan@quicinc.com (mailing list archive) |
---|---|
State | Superseded |
Headers | show
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5255B12CD8F for <linux-arm-msm@vger.kernel.org>; Wed, 14 Feb 2024 18:04:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707933864; cv=none; b=NcJVAjOv2NahFu8u/bscK77AcyfqDgMBaHxRScRRYYcpXTh0hk/QbpnhFS549T+qDZWnM5twhLNqUbvlGSNmtFOmg9RumozbiT+j79IedX0yOtxmu0VY7c9cWMEf7fXgUfDh/0N6jXR/2jTFse7qyQEIEoEbr85GMdr6rvLF80A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707933864; c=relaxed/simple; bh=xOmyZjmzIEQjDjnVoR+CvSQY67kVbsUAdykTb3qNxjI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=P+1fCQiQeLOUormlTGehdNhbfPSq4D6JzbXDx3CZN/35CSBKstiHbmsEJxTVjkrzV3cvP3xALHb1t/XhoGcpI4tCgQXlLvF96eLf1RNYvC/uMjYkxJggA/FjSllACJVH44h4T5NyqQ3zS+V6/qgCxr/tk70D8wXHG0ndV3mw2Pg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=JehrKVtB; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="JehrKVtB" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41EGVvkq026831; Wed, 14 Feb 2024 18:04:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding:content-type; s= qcppdkim1; bh=t/Z+FLw/1yInBUBdBXYr3rD8txMOLSGk93/0ASkKRSU=; b=Je hrKVtBUYtj14D/CRJL/0/P3s88O0rjf7mv4zgS6D9ZNj7spwcAvERX6tvgR47keT DHkepu1kOiEcSsQPvO+l8Hoc0l3sMnjg6ladGEiMc7SutSJ22FlcXA435X2sjReZ +gpYFsYae1PTzp86YMFKn2McHEJ/+aHa+BigiJPov9zx2iX2gMo/YFx2FeOt69Xs F1Nmr8vNu7uc4WDR3/NsEDgnFEKDRZxEysV7gektwN+9jUFjXNELZmZmewW7uPG+ 670ePNystd2hjB0Y7XYG4ZdWAxIwlYrU+dEFs+BgIZhNPbJtDhVi4fkFbZnu2b5Z +ebhGLel0LnLITbeT1Xw== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3w8eksactd-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 14 Feb 2024 18:04:06 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 41EI45pT009269 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 14 Feb 2024 18:04:05 GMT Received: from hu-parellan-lv.qualcomm.com (10.49.16.6) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Wed, 14 Feb 2024 10:04:05 -0800 From: Paloma Arellano <quic_parellan@quicinc.com> To: <freedreno@lists.freedesktop.org> CC: Paloma Arellano <quic_parellan@quicinc.com>, <linux-arm-msm@vger.kernel.org>, <dri-devel@lists.freedesktop.org>, <robdclark@gmail.com>, <seanpaul@chromium.org>, <swboyd@chromium.org>, <dmitry.baryshkov@linaro.org>, <quic_abhinavk@quicinc.com>, <quic_jesszhan@quicinc.com>, <quic_khsieh@quicinc.com>, <marijn.suijten@somainline.org>, <neil.armstrong@linaro.org> Subject: [PATCH v3 03/19] drm/msm/dpu: pass mode dimensions instead of fb size in CDM setup Date: Wed, 14 Feb 2024 10:03:25 -0800 Message-ID: <20240214180347.1399-4-quic_parellan@quicinc.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20240214180347.1399-1-quic_parellan@quicinc.com> References: <20240214180347.1399-1-quic_parellan@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: <linux-arm-msm.vger.kernel.org> List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: nalasex01b.na.qualcomm.com (10.47.209.197) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: 4YRTHiRxtJegbIpYXIk0IepHXYlgGWIW X-Proofpoint-GUID: 4YRTHiRxtJegbIpYXIk0IepHXYlgGWIW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-14_10,2024-02-14_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 mlxscore=0 lowpriorityscore=0 phishscore=0 adultscore=0 malwarescore=0 suspectscore=0 spamscore=0 mlxlogscore=999 impostorscore=0 priorityscore=1501 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2401310000 definitions=main-2402140141 |
Series |
Add support for CDM over DP
|
expand
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c index 4cd2d9e3131a4..ec9e053d3947d 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c @@ -306,8 +306,8 @@ static void dpu_encoder_helper_phys_setup_cdm(struct dpu_encoder_phys *phys_enc) memset(cdm_cfg, 0, sizeof(struct dpu_hw_cdm_cfg)); - cdm_cfg->output_width = wb_job->fb->width; - cdm_cfg->output_height = wb_job->fb->height; + cdm_cfg->output_width = phys_enc->cached_mode.hdisplay; + cdm_cfg->output_height = phys_enc->cached_mode.vdisplay; cdm_cfg->output_fmt = dpu_fmt; cdm_cfg->output_type = CDM_CDWN_OUTPUT_WB; cdm_cfg->output_bit_depth = DPU_FORMAT_IS_DX(dpu_fmt) ?