From patchwork Wed Mar 12 12:44:45 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 14013483 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 26C472417F0 for ; Wed, 12 Mar 2025 12:44:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741783502; cv=none; b=RIkUIwGs8DMdoGO3zshZNtPn5Os3mLcsFVHwZ8I+UINYf3RRrPAld7Fv401//8vEhaDBAXXHDDUfFvHWbT5ixK8Cm3SBIWZ3EI6GcSOaqXc80tENYgIISU7c99hvb17nGPqGHKjBImjV/Lec8/Hi3Cndu7P+pVVgybXlNUpg5zM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741783502; c=relaxed/simple; bh=oL6moqxBuaEz3rxsz8wppsHXom2I6GKZ4bU13rJQ1uc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aX/j5jXhfip/OKCU1Gw3F6EGq9FCUKGEC7tSuoW/llc7ES7QxRgKNWdvvNOLXW6RDOcd1O0K7ae9cC9Ea17IOEGcjyyPZ9bEZkTqLNnRlqK6MS+eFocOJpv2wfHPzBChBsZUf369pE1PwWTPPJyqmzGvzOXMHpRrhmGqLsxh09g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=e6UIH5RX; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="e6UIH5RX" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-abf4145368dso78106366b.3 for ; Wed, 12 Mar 2025 05:44:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1741783497; x=1742388297; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2Sh4g/C/Ubyh8uPMatx1TkijwdZ5uMHq/AjXcR8sIHw=; b=e6UIH5RXpsuAkzPgC05wNZygZHR/UuJk9E6lWTjM4W5zvYKMzs2NJ0j9GgYUOMwe3Z UCJ8Au8xsDhAGNR3K9AZKuty/rOBrJ1FLuEJyiLNNm0gK5mA2mU68PjNpGkxj6iGS5n2 zZ5iWmjlMbjSU6xQp7pxsIVIQedqIdGaVhZagZGVow3CZDkxp+s1Fm3flK6D3lpmy9P9 jWLeiI2zaxJVpkjH/VtgOdgLdQ1+v66e3olubQe613uuHuIy1O/67nJCTP+p9jPM2ccY qCkF6BPdr3WiQULMC0e0Kl/yKvLornDDDPK1XLQ0fi7aGp0AWJP9o/GsxmPwmWf4jxK8 KzHw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1741783497; x=1742388297; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2Sh4g/C/Ubyh8uPMatx1TkijwdZ5uMHq/AjXcR8sIHw=; b=YJQzNVNj8FaS4M/8DRHQTpVyDMJYveajvnnOqCfA2t7H4YaOrhBdNOUyEC+ywYDMbP wfbiI9cKwN8Q/hTEeoeekt6KlAM3p9H0FkVIER9guYhZbf+nN8ja+6WUySrwBcm2+9B/ A9hu0j5/DPBc0BgnqHBny22deN/zK+st/Zd5kHLv5iMQHBiQ/Cr/1pYC0tUszCmjv17s UVgcDazkJKwCA1PWFB8bP7ILInxir4E03pa63oRUE87zW2NuNqP7EcxCs89S/Qk2VFck atKkjRYQovnI0mQ/SVExgh7bWxY7dDNXAmtvjpTv9RfIHK9+GwsAFIMdzSdNMeNh557L Ztiw== X-Gm-Message-State: AOJu0YzrSFuqbplSQxsnW1NTOrvdJpjfSWNcrEQEmyxtBpDFVwoFUK/L gvJO+lnMuoZT27TTGD28jf+Ys2BVsDxr9z8xfVund/ZQfWlWgh05Zsioyu7itZg= X-Gm-Gg: ASbGncuQvGvUPHXkW3WqibxZl7VPOwLn0MXnWDDnQOi1jSlMgjml5LCr5AzYte/+Xlx N70gacZmd1fgTHLDfpKCfvzdAr6k7rV8N4F+aWLIy+KWVO6g6lq4N5BfsTE2lp/CoA4Wk+spahD FDItISXNmZY6N5XgU7EyRU8XJ7S3z2fQKDNhBeElixx2tdjB7AjCOxrA6uzl9kXDYaL6QMsx+ID Y6eHimi05ZTF0iZdXsoEWDltwCwN3ngc8nB3sQUtSLx2U2F/BNEG82jCKXo/f5LsCVyWPyo2zMV PQd281xWRLuGjkYNV1LAa+2BQ95dNx/cQP45wvIZKvVYzRgNnGHMsaOdIYo= X-Google-Smtp-Source: AGHT+IEtHfgOtLRq+J/v0HvP6SCheIAhhH26H1i8jn+DiifDHWy09QP2Kkh3P+/RCGUHMMYp7uWVJw== X-Received: by 2002:a17:907:7d8d:b0:ac1:d84d:72cd with SMTP id a640c23a62f3a-ac2b9c7d592mr345287166b.3.1741783497351; Wed, 12 Mar 2025 05:44:57 -0700 (PDT) Received: from [127.0.1.1] ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ac287653d1esm628955866b.125.2025.03.12.05.44.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Mar 2025 05:44:56 -0700 (PDT) From: Krzysztof Kozlowski Date: Wed, 12 Mar 2025 13:44:45 +0100 Subject: [PATCH v3 1/4] arm64: dts: qcom: sm8750: Add IPCC, SMP2P, AOSS and ADSP Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250312-sm8750-audio-v3-1-40fbb3e53f95@linaro.org> References: <20250312-sm8750-audio-v3-0-40fbb3e53f95@linaro.org> In-Reply-To: <20250312-sm8750-audio-v3-0-40fbb3e53f95@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Melody Olvera , Satya Durga Srinivasu Prabhala , Srinivas Kandagatla , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=5612; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=oL6moqxBuaEz3rxsz8wppsHXom2I6GKZ4bU13rJQ1uc=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBn0YHCgI3HGwz9xwS9SVIea1YQ/z3nlbeqH8hqh ZFJv5utNwOJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCZ9GBwgAKCRDBN2bmhouD 1xjKD/wI0+FMrJjSNCclHK2p8kgnYGIh3BPC0z++hU+tuy9S/bni8VTSkB12bYU5MDrmH1KkPFB BqpUCrPwx1h7iNFjf+gW38CYgCYY9idy81jHT+yam115NsLQcxiVB8kF01XDfHflnGldl7+uac6 nCQ4OPGwc2UBTMKfoF0EqUlGNIv0Jrx+Rz8/C9jGJVqEMKDso7v1Ums2V/AKkHsKM8EPa99di8x g8kjHe8CGZGM9wCbXPIVW77K22K9XoAnXoCgTnx6PK3tQzzkGrmT3l88DHBQnK6CHpMIlOE7TPC 4JuhVrEim/IQchUiQ7uyzhvHLRQrmBpd3a7RCV9PAkh9sWMviJgDrGCU+TSJSLZivZcQQoS4YuO mhiI3f//4Vo7O7dpCpAtt6+0mEm6VgxmRCTVoelFlPBmKQwy8Xo/um2goJ1DoI0f6xx5tdu1h1g 0T9sTApgpEw/uO87LQm3rW/w+F00jBifAIQRoq2jugmm8Hc0XVrSxuXSuqDoG/EHFe6kKN9l6mR 6LJiWRUzvge6OVwteltsphzOb34PpQjiyxeXwpPwRsl/bwHD5D8TFL/WPm9yAdJ6jZzP7G+5mAb 8iSYaZ1il4bEkYIXeOxI3j7cRauntmkTrEL9saQh5RTj1sOUt2Zro0/xFgp3P5cIe4uU4Yd3uo4 CLY9xYyjzUBUoPA== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Add nodes for IPCC mailbox, SMP2P for ADSP, AOSS and the ADSP remoteproc PAS loader (compatible with SM8550). Reviewed-by: Melody Olvera Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 140 +++++++++++++++++++++++++++++++++++ 1 file changed, 140 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qcom/sm8750.dtsi index 529e4e4e1d0ea9e99e89c12d072e27c45091f29e..76efb46edbb149b83179a5f4cbcb9072a5b5b107 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -10,8 +10,10 @@ #include #include #include +#include #include #include +#include #include / { @@ -516,6 +518,32 @@ llcc_lpi_mem: llcc-lpi@ff800000 { }; }; + smp2p-adsp { + compatible = "qcom,smp2p"; + + interrupts-extended = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + + mboxes = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,smem = <443>, <429>; + qcom,local-pid = <0>; + qcom,remote-pid = <2>; + + smp2p_adsp_out: master-kernel { + qcom,entry-name = "master-kernel"; + #qcom,smem-state-cells = <1>; + }; + + smp2p_adsp_in: slave-kernel { + qcom,entry-name = "slave-kernel"; + interrupt-controller; + #interrupt-cells = <2>; + }; + }; + soc: soc@0 { compatible = "simple-bus"; @@ -542,6 +570,17 @@ gcc: clock-controller@100000 { #power-domain-cells = <1>; }; + ipcc: mailbox@406000 { + compatible = "qcom,sm8750-ipcc", "qcom,ipcc"; + reg = <0x0 0x00406000 0x0 0x1000>; + + interrupts = ; + interrupt-controller; + #interrupt-cells = <3>; + + #mbox-cells = <2>; + }; + gpi_dma2: dma-controller@800000 { compatible = "qcom,sm8750-gpi-dma", "qcom,sm6350-gpi-dma"; reg = <0x0 0x00800000 0x0 0x60000>; @@ -1945,6 +1984,94 @@ tcsr_mutex: hwlock@1f40000 { #hwlock-cells = <1>; }; + remoteproc_adsp: remoteproc@6800000 { + compatible = "qcom,sm8750-adsp-pas", "qcom,sm8550-adsp-pas"; + reg = <0x0 0x06800000 0x0 0x10000>; + + interrupts-extended = <&pdc 6 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names = "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks = <&rpmhcc RPMH_CXO_CLK>; + clock-names = "xo"; + + interconnects = <&lpass_lpicx_noc MASTER_LPASS_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + + power-domains = <&rpmhpd RPMHPD_LCX>, + <&rpmhpd RPMHPD_LMX>; + power-domain-names = "lcx", + "lmx"; + + memory-region = <&adspslpi_mem>, <&q6_adsp_dtb_mem>; + + qcom,qmp = <&aoss_qmp>; + + qcom,smem-states = <&smp2p_adsp_out 0>; + qcom,smem-state-names = "stop"; + + status = "disabled"; + + remoteproc_adsp_glink: glink-edge { + interrupts-extended = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid = <2>; + label = "lpass"; + + gpr { + compatible = "qcom,gpr"; + qcom,glink-channels = "adsp_apps"; + qcom,domain = ; + qcom,intents = <512 20>; + #address-cells = <1>; + #size-cells = <0>; + + q6apm: service@1 { + compatible = "qcom,q6apm"; + reg = ; + #sound-dai-cells = <0>; + qcom,protection-domain = "avs/audio", + "msm/adsp/audio_pd"; + + q6apmbedai: bedais { + compatible = "qcom,q6apm-lpass-dais"; + #sound-dai-cells = <1>; + }; + + q6apmdai: dais { + compatible = "qcom,q6apm-dais"; + iommus = <&apps_smmu 0x1001 0x80>, + <&apps_smmu 0x1041 0x20>; + }; + }; + + q6prm: service@2 { + compatible = "qcom,q6prm"; + reg = ; + qcom,protection-domain = "avs/audio", + "msm/adsp/audio_pd"; + + q6prmcc: clock-controller { + compatible = "qcom,q6prm-lpass-clocks"; + #clock-cells = <2>; + }; + }; + }; + }; + }; + lpass_ag_noc: interconnect@7e40000 { compatible = "qcom,sm8750-lpass-ag-noc"; reg = <0x0 0x07e40000 0x0 0xe080>; @@ -1978,6 +2105,19 @@ pdc: interrupt-controller@b220000 { interrupt-controller; }; + aoss_qmp: power-management@c300000 { + compatible = "qcom,sm8750-aoss-qmp", "qcom,aoss-qmp"; + reg = <0x0 0x0c300000 0x0 0x400>; + + interrupt-parent = <&ipcc>; + interrupts-extended = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + + mboxes = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>; + + #clock-cells = <0>; + }; + sram@c3f0000 { compatible = "qcom,rpmh-stats"; reg = <0x0 0x0c3f0000 0x0 0x400>;