[0/2] clk: renesas: r8a779a0: Add clocks to support thermal

Message ID	20201126221416.3110341-1-niklas.soderlund+renesas@ragnatech.se (mailing list archive)
Headers	show Return-Path: <linux-clk-owner@kernel.org> Authorized-sender: niklas.soderlund@fsdn.se From: =?utf-8?q?Niklas_S=C3=B6derlund?= <niklas.soderlund+renesas@ragnatech.se> To: Geert Uytterhoeven <geert+renesas@glider.be>, linux-clk@vger.kernel.org Cc: linux-renesas-soc@vger.kernel.org, =?utf-8?q?Niklas_S=C3=B6derlund?= <niklas.soderlund+renesas@ragnatech.se> Subject: [PATCH 0/2] clk: renesas: r8a779a0: Add clocks to support thermal Date: Thu, 26 Nov 2020 23:14:14 +0100 Message-Id: <20201126221416.3110341-1-niklas.soderlund+renesas@ragnatech.se> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk
Series	clk: renesas: r8a779a0: Add clocks to support thermal \| expand [0/2] clk: renesas: r8a779a0: Add clocks to support thermal [1/2] clk: renesas: r8a779a0: Add CP clock [2/2] clk: renesas: r8a779a0: Add THS/TSC clock

Message ID

20201126221416.3110341-1-niklas.soderlund+renesas@ragnatech.se (mailing list archive)

Headers

Authorized-sender: niklas.soderlund@fsdn.se
From: =?utf-8?q?Niklas_S=C3=B6derlund?=
  <niklas.soderlund+renesas@ragnatech.se>
To: Geert Uytterhoeven <geert+renesas@glider.be>,
        linux-clk@vger.kernel.org
Cc: linux-renesas-soc@vger.kernel.org,
 =?utf-8?q?Niklas_S=C3=B6derlund?=  <niklas.soderlund+renesas@ragnatech.se>
Subject: [PATCH 0/2] clk: renesas: r8a779a0: Add clocks to support thermal
Date: Thu, 26 Nov 2020 23:14:14 +0100
Message-Id: <20201126221416.3110341-1-niklas.soderlund+renesas@ragnatech.se>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Precedence: bulk

Series

clk: renesas: r8a779a0: Add clocks to support thermal | expand

Message

Niklas Söderlund Nov. 26, 2020, 10:14 p.m. UTC

Hello,

This series aims to add enough clocks to enable proper operation of the 
thermal IP block for V3U. The series have been tested on target together 
with other thermal enablement patches to prove operation of thermal.

Niklas Söderlund (2):
  clk: renesas: r8a779a0: Add CP clock
  clk: renesas: r8a779a0: Add THS/TSC clock

 drivers/clk/renesas/r8a779a0-cpg-mssr.c | 3 +++
 1 file changed, 3 insertions(+)