From patchwork Sun Jan 28 22:52:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13534685 Received: from mail-ed1-f41.google.com (mail-ed1-f41.google.com [209.85.208.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 614983EA60 for ; Sun, 28 Jan 2024 22:52:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706482363; cv=none; b=PpkqsiQVH0GRAXl8edHUrmO0B8Ik2p7j14Mpf1LDcaWMIkmQFzPKHZi5SvZEy2ZPX8iL81nEF6miIFg77ejf7jlN7Mb6P3e7xTmWbVLsEHYv5fYX28QbL6ch3tEAdU9yg5HmOTgQU3ZFuCMcBQdBLXqqbGcokEKPtgzgaYH/8Do= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706482363; c=relaxed/simple; bh=dBqBWS5WgCa/Dtu3chgY3pohkThKoPla530xkjDVVtY=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=ATQgyLf4yTvbeQK8LNInnr1Z3owbbO8ypKfHdvn8cf1s7ivtx7OEKFIk4PXjbW5Oks/eSDFgWsKVNAX+zpUYIEmMixfWFo+G/mcVi62ysr0F9oVkWIrCUxpSb0XwOxSoNt3BeYGwHHrpKR/2/bzpO3xahRfKmZL7PPVgt4fdZpE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=tHNJURNQ; arc=none smtp.client-ip=209.85.208.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="tHNJURNQ" Received: by mail-ed1-f41.google.com with SMTP id 4fb4d7f45d1cf-55f0b2c79cdso88721a12.3 for ; Sun, 28 Jan 2024 14:52:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706482358; x=1707087158; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=3Xdj01DvAl1GY6okjPwa70iMiFgfvhRS5t9XnrYRvJk=; b=tHNJURNQ734wWQ3GwN3zsUhMDjEpuebzCyG/4C9dl9TdrCGG5nr/joaXWIyF84UcGm 0o+74Jr2GJqwOlgHRHlrH42t4ZcgbUfS7yuDk36wUO1FqRWZwcp32zpv0781zdR3Albx 10ntgM5dqKq8v3z1CNPPKZlH0bPbWGIGXXn7UhIQKZxujGutVxU5kdgToTVb7m1mispF nFbO949vlHd1qBw3PAVPkEZXp6kt/BFVYZWktJMc+wk0gRvs9odpyqEdg86IQtYFNI6e JTV6YE+BW6yWqY68wHcm9oDUHvkZgZsank27HfILDN/klB/0uhJTzTtojPxpKkjxSyZE EHxQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706482358; x=1707087158; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=3Xdj01DvAl1GY6okjPwa70iMiFgfvhRS5t9XnrYRvJk=; b=Zkdf4rfy+iRO+LIgDrdlY3ZsTBTgtufRHOrgXfnsC7UPnzya7Q7GgDaGzGnc+tU4aK qqXQxwY62aobBSnnrHLhadxJVlMJq7+vZcErEWrkXaVYq4f4aUiOZ8+XVrRgrhA3uD5d OhuYn3MDqOPo16BYsmt9kUJsEhVeKM5vQ554eCsf0UJa0V7JiOvrqYTo5w08ep2KJmAI e+U9MNHGqtEvxs5VJmlHU+nbsXS7FVoK/nWhEDR1Rx+fuqDXxwg1qAslRnfWqXZwF3DU MUoLXUNw+KkP9qxjPYRgs4FZpQetBCCHi2SyoO+pR7TgaMhb3UOnTwAlZmr591Fn4DDK cCPQ== X-Gm-Message-State: AOJu0YxaNsPyxq0/aTbcfMAiwTZvM+SDCIaMCeFQkaDsHkPWxNXsqo+k VBzZLBozNDkTm/QWZwoAfxZO67/p+K5CIeQXPbzlvsyJO9lZ2Gjr/y2903/eaxA= X-Google-Smtp-Source: AGHT+IGdTxL7pSRCjUfeALo8oAUwOTPbOh5c8h5tKlY0HpEvGMfiXYXOwe9L3pMlT5GvPgEgHP4Ksw== X-Received: by 2002:a17:906:c343:b0:a30:f907:3568 with SMTP id ci3-20020a170906c34300b00a30f9073568mr3831178ejb.57.1706482358493; Sun, 28 Jan 2024 14:52:38 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id k11-20020a1709061c0b00b00a30cd599285sm3259996ejg.223.2024.01.28.14.52.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Jan 2024 14:52:38 -0800 (PST) From: Abel Vesa Subject: [PATCH v3 00/10] clk: qcom: Add TCSR, GPU, CAM and DISP clock controllers for X1E80100 Date: Mon, 29 Jan 2024 00:52:13 +0200 Message-Id: <20240129-x1e80100-clock-controllers-v3-0-d96dacfed104@linaro.org> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-B4-Tracking: v=1; b=H4sIAJ7atmUC/32PQQrCMBBFryJZO5qkkaor7yEuknRqgyEjk1Iq0 rubqohuXP4//Mebu8jIAbPYL+6CcQg5UCqhWi6E72w6I4SmZKGlrpSWCkaFW6mkBB/JX8BT6pl iRM7grNFObupNu7WiAJzNCI5t8t2McGb9Gb9ORD30BLnDGOfBlbEN49PmeCq5C7knvj3lBjW3b w+l/3kMCiTIBpVtjWm8qw4xJMu0Ij6LmTvob5b5y9KFVb6qq51D1+j6hzVN0wNWCHNPQgEAAA= = To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Neil Armstrong , Vladimir Zapolskiy , Dmitry Baryshkov Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Abel Vesa , Krzysztof Kozlowski , Rajendra Nayak , Bryan O'Donoghue X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=3585; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=dBqBWS5WgCa/Dtu3chgY3pohkThKoPla530xkjDVVtY=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlttqkp3ZnEbB2k2M4z5zx5HxZKE9EkIeziB3vf r472yWK8ceJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZbbapAAKCRAbX0TJAJUV VpHDEACuoFD6jmWMI9dtAtSl5YiRtMaEYSzO0COwrvPJqbXScVUUCxtlsO/FEUC0CugG8GvmbCW tIXWmHu+TDML6PrOXl88TnNRMYzrlvVtj8a6ot14HLTGrr/hcjZ+dlnTlvi3jh4+sxQZN65To7g 8KcWM4o2mu7JoTF9Uzc6da9CpYqCCDOY87JDLjZYW+D1xBYSfU4/AP2+kaaH+Bo8fcYBmY8Ia78 zB6e9IlGuScF9XXbdP0oXgmoEFzX2w2rXr/bu/O9ManEl9PoBNzJ2CltbLR17GCxiG7Om8y1eVG xAQWstK06+eRMS1jYLQ3c9UC8+owAAckTMvKS4laax2fZuY2/00Tr1r5+TU6xzQlfS2pC+PhuhB VmKX969TEDy6lPi+xFtTHQMKiMvp1qx59cb3XXCeIsIZ4q81Bz8qAw3JmIq1ZCG+95fgc7Ph+eF h2GCuq41tX5+8OZHjF66XOvrr7RoarjphLS0gzQtcvmthAM0e6DUSkTsIgHhYZP91zLRQD6RJtx fHDKjvQMIGjSCatrtrfggGiNPWPzeSVynhxQVDhXwFUkuOiF7fl96wsY24sZodSOg+4SJqOxqbN YjAKTyL2vxdwO3CrlRrMsOrtqs7psCaxU7y2UYE8l6to8kjXG5U5qiGla8AJcl31YVU1RVayRUQ Nd+tVk5GqFtYXAA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE This patchset adds all the missing clock controllers for Qualcomm X1E80100 platform. Another important change is the dropping of the dedicated schema of the SM8650 DISP CC as a preparatory work for documenting the DISP CC compatible for X1E801800. Signed-off-by: Abel Vesa --- Changes in v3: - Added Krzysztof's R-b tag to patch 2 - Dropped the DISP_CC_ prefix and CORE substring from gdsc names, to align with SM8[56]50 - Dropped the CC substring from GPU CC gdsc names - Added P_BI_TCXO_AO to both dispcc and camcc - Dropped the _ao prefix for disp_cc_parent_data_7 - Added missing test_ctl values for plls in dispcc - Fixed flags for dispcc gdscs - Moved comments for always enabled clocks on the same line in dispcc, camcc and gpucc, like Konrad suggested - Fixed some error paths in dispcc probe - Dropped underscore from driver name and replaced module description with full name, like Bryan suggested for all drivers - Fixed gpucc branch ops and gdsc flags - Added Bryan's T-b and R-b tags to camcc patch - Link to v2: https://lore.kernel.org/r/20231214-x1e80100-clock-controllers-v2-0-2b0739bebd27@linaro.org Changes in v2: - Added Krzysztof's R-b tag to patches no. 1, 3, 4 and 5 - Added Dmitry's R-b tag to patch 7 - Reordered Signed-off-by tags in patch 6 - Lower-cased hex values in patch 6, 8 and 10 - Link to v1: https://lore.kernel.org/r/20231212-x1e80100-clock-controllers-v1-0-0de1af44dcb3@linaro.org --- Abel Vesa (3): dt-bindings: clock: Drop the SM8650 DISPCC dedicated schema dt-bindings: clock: qcom: Document the X1E80100 TCSR Clock Controller clk: qcom: Add TCSR clock driver for x1e80100 Rajendra Nayak (7): dt-bindings: clock: qcom: Document the X1E80100 Display Clock Controller dt-bindings: clock: qcom: Document the X1E80100 GPU Clock Controller dt-bindings: clock: qcom: Document the X1E80100 Camera Clock Controller clk: qcom: clk-alpha-pll: Add support for zonda ole pll configure clk: qcom: Add dispcc clock driver for x1e80100 clk: qcom: Add GPU clock driver for x1e80100 clk: qcom: Add camcc clock driver for x1e80100 .../bindings/clock/qcom,sm8450-camcc.yaml | 2 + .../bindings/clock/qcom,sm8450-gpucc.yaml | 2 + .../bindings/clock/qcom,sm8550-dispcc.yaml | 7 +- .../bindings/clock/qcom,sm8550-tcsr.yaml | 1 + .../bindings/clock/qcom,sm8650-dispcc.yaml | 106 - drivers/clk/qcom/Kconfig | 35 + drivers/clk/qcom/Makefile | 4 + drivers/clk/qcom/camcc-x1e80100.c | 2486 ++++++++++++++++++++ drivers/clk/qcom/clk-alpha-pll.c | 26 + drivers/clk/qcom/clk-alpha-pll.h | 4 + drivers/clk/qcom/dispcc-x1e80100.c | 1718 ++++++++++++++ drivers/clk/qcom/gpucc-x1e80100.c | 656 ++++++ drivers/clk/qcom/tcsrcc-x1e80100.c | 285 +++ include/dt-bindings/clock/qcom,x1e80100-camcc.h | 135 ++ include/dt-bindings/clock/qcom,x1e80100-dispcc.h | 98 + include/dt-bindings/clock/qcom,x1e80100-gpucc.h | 41 + include/dt-bindings/clock/qcom,x1e80100-tcsr.h | 23 + include/dt-bindings/reset/qcom,x1e80100-gpucc.h | 19 + 18 files changed, 5541 insertions(+), 107 deletions(-) --- base-commit: 41be0b4c4e66215c3aa444d30a75652fb55ed707 change-id: 20231201-x1e80100-clock-controllers-ba42b0575f8a Best regards,