From patchwork Fri Nov 8 10:05:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13867866 Received: from mail-ed1-f54.google.com (mail-ed1-f54.google.com [209.85.208.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 965111E1022 for ; Fri, 8 Nov 2024 10:05:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731060327; cv=none; b=Zeqb8V9lURbSpBAiQVo383JTgfAMb5nCzMGdW7iq9irE9hgv4487BEdk4r/n1btxgBSVsSdZqD+gLyhwZk3m0FOwHJsmMXBlcxTsdNd8h+HcchvujRjr7Q3iWymHJMd/e2D4j2GfKhnKM0JdgPUK6s6KT5PERcH9kVlscQDRtBs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731060327; c=relaxed/simple; bh=MoiEayfj/UT4sKXcIMbQM1ehNea+yL0fmJc/mIJizOM=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=ss9wJ69WgCyMG/3p/+uXEe9qK7/+Zrw8QzYfPZTWmEY240t4ogvNNCH8mTYV3YQYbajEj95hj/9c+aMAEaO3Iube1+OE9FFhbNock4UfCnMLuIBb/3WjIOXkTlA9aA92RftMtjDT1TzYo5jHwYhiiM0G+f4cUUS3HBF7m6zB97Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=V2JzjlHe; arc=none smtp.client-ip=209.85.208.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="V2JzjlHe" Received: by mail-ed1-f54.google.com with SMTP id 4fb4d7f45d1cf-5c937b5169cso1408223a12.1 for ; Fri, 08 Nov 2024 02:05:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1731060324; x=1731665124; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=YAL+kPG7hjMLlYG3CXYUDbVL7KyCjm02rxkbC7MtBh8=; b=V2JzjlHeXAIkJraCy7xNnDKYVdjf4omzERSJmJ4rHqk977pqA26q8NKNnnEGKGdoKy Vzarlfb8qTfR0Q7557n9xRQbIwxm+tRQTkgrN1ZEwHxS7hW/n+F6OLtPZkEp49VY6FZS JMr+/Cd/EziTGyubF90TOHv1olVLokRjO3Wp9QvCFMz6ZC8lf3YRozSw8DYYn8N6ePVv 3gjBMkJ3pLwyAVLE3Da4grqJ2oxxuG/AEyOyYPdQNApPVY0kUtENOtg23ghB7EhenqCQ gPA1x3ITy6KowQA9qFwqkg95K2pU5FHgJHSjC0EtWr+EG9a0W+SI0KWbvj+XA/SezW56 v12A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1731060324; x=1731665124; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=YAL+kPG7hjMLlYG3CXYUDbVL7KyCjm02rxkbC7MtBh8=; b=to6B0uhMbJ91UMgR2/0DQtjU4bdSJ5y3Pu7f+Nd1acrG6+bEdh4WrdUiGjiha3JDGM QpXA3PuJRuS9hc+Q+lwe5DNCF7oEEdFgiDDicZMu+pF6pul/tYqMqDt3n1jmM9U1ikHp mid96y6eBaxXSzNeSrIGhNE1YP1w9s3lNLz5m6+3M1DUIdoJAZVRtqZBeYuQAchRJdqp T7vxOaMGK28DVzdZmiRqgsfiKhsoF+9kVhOYUh76c/zVEPSSmyDZ01BNZH0LZaDvgN12 6xcIKGF1B4ZfucKe/PZh236W+pmBaiC5iag9FrLI9vasrtk2cx8hdAqyLekFfC1j6Uma XB2g== X-Forwarded-Encrypted: i=1; AJvYcCUTN0iSn+KU6goXvF8+QXFSzQ0wmWDf8a89bA2KG3+Ogmiu67diizmPVBX7qJo4gFRBi88r6g3Foyg=@vger.kernel.org X-Gm-Message-State: AOJu0YxpfvHDd4hIAlvJuJKLIjCpnTbvv3Ihzyh+TuMgLD3PmgJvH3qs EyKg2jkzaeySjAHm4v+vbxF/j/AwvYolfQzeOeUgFgW+3dh21mP4lV60NSpp9pM= X-Google-Smtp-Source: AGHT+IG2NrO+sM70OPw1AksJyK2vMcksl4JvBsYJxXbdWHnFOrPxekQAQy53PSFcnZw9polXCbL+5A== X-Received: by 2002:a05:6402:274b:b0:5ce:dd82:1b15 with SMTP id 4fb4d7f45d1cf-5cf097371f0mr2586609a12.14.1731060323636; Fri, 08 Nov 2024 02:05:23 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.28]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5cf03c4f0bdsm1775959a12.56.2024.11.08.02.05.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 Nov 2024 02:05:23 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, magnus.damm@gmail.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, gregkh@linuxfoundation.org, jirislaby@kernel.org, p.zabel@pengutronix.de, g.liakhovetski@gmx.de, lethal@linux-sh.org Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-serial@vger.kernel.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH v2 0/8] Add support for the rest of Renesas RZ/G3S serial interfaces Date: Fri, 8 Nov 2024 12:05:05 +0200 Message-Id: <20241108100513.2814957-1-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Hi, The Renesas RZ/G3S SoC has 6 serial interfaces. One of them is used as debug console (and it is already enabled in the current code base). Series adds support for the remaining ones. Patches: - 01/08 - adds clock, reset and power domain support for the serial interfaces - 02/08 - serial driver fix patch identified while adding RZ/G3S support - 03/08 - extends suspend to RAM support on the serial driver for the RZ/G3S SoC - 04-08/08 - add device tree support Merge strategy, if any: - patch 01/08 can go through Renesas tree - patches 02-03/08 can go through serial tree - patches 04-08/08 can go through Renesas tree Thank you, Claudiu Beznea Changes in v2: - drop patch "serial: sh-sci: Clean sci_ports[0] after at earlycon exit" from v1 as it was already applied - used bool instead of atomic_t in patch "serial: sh-sci: Check if TX data was written to device in .tx_empty()" Claudiu Beznea (8): clk: renesas: r9a08g045: Add clock, reset and power domain for the remaining SCIFs serial: sh-sci: Check if TX data was written to device in .tx_empty() serial: sh-sci: Update the suspend/resume support arm64: dts: renesas: r9a08g045: Add the remaining SCIF interfaces arm64: dts: renesas: rzg3s-smarc: Fix the debug serial alias arm64: dts: renesas: rzg3s-smarc-switches: Add a header to describe different switches arm64: dts: renesas: rzg3s-smarc: Enable SCIF3 arm64: dts: renesas: r9a08g045s33-smarc-pmod: Add overlay for SCIF1 arch/arm64/boot/dts/renesas/Makefile | 3 + arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 90 +++++++++++++++++++ .../dts/renesas/r9a08g045s33-smarc-pmod.dtso | 48 ++++++++++ .../boot/dts/renesas/rzg3s-smarc-som.dtsi | 25 +----- .../boot/dts/renesas/rzg3s-smarc-switches.h | 32 +++++++ arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi | 25 +++++- drivers/clk/renesas/r9a08g045-cpg.c | 20 +++++ drivers/tty/serial/sh-sci.c | 64 +++++++++++-- 8 files changed, 273 insertions(+), 34 deletions(-) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g045s33-smarc-pmod.dtso create mode 100644 arch/arm64/boot/dts/renesas/rzg3s-smarc-switches.h