From patchwork Mon Feb 3 08:48:49 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 13957024 Received: from mail-qt1-f181.google.com (mail-qt1-f181.google.com [209.85.160.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CD5101E9905 for ; Mon, 3 Feb 2025 08:49:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738572567; cv=none; b=LC/iXZbgmgdlY86UCs9LxAdXrtadW2a7VTlN4J74t1c6AETgBrEDUN2PJr6ugFyCMuvbfUpIvOTDzk2j9yt/uy03e5BTzoApKAVEUgMjOnSaPrBHbewguNUQfqJGR3Ehynyxccw6rjXgO1lNybem3KtVPCN8XrqWos0PJRPLlec= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738572567; c=relaxed/simple; bh=QX7jvlQtJHPQQYG8K+ZSemcwjKxBQzn04tV2KwSSgSA=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=FZau7JXOKuMg40JX0BrMxyjD2/uhUV4XgDj+KuxORp8Rr396N+lM86na8B9as5WQqjhp1gqX2ZOeBzyCOWoGhrxcqyKMdNLRcC60Pf+HRkJrZIuHAnbaVRIdB8BXYjnJjTiLAGA1vkOA0V3RthkG2wo7h9AKPpzeL99pPjtvEi8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=CEHwPyEk; arc=none smtp.client-ip=209.85.160.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="CEHwPyEk" Received: by mail-qt1-f181.google.com with SMTP id d75a77b69052e-46788c32a69so54848601cf.2 for ; Mon, 03 Feb 2025 00:49:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1738572565; x=1739177365; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=qYXXlTk5HduQbMTIlt80IsYvDUjFzMF5KSYRQGJL3Uk=; b=CEHwPyEkB32JXlqIMEVtUcOgmxV3oBMYDqRJ+3WCpyMsy3bTYxoj+Y18cGmPY017QQ B9RQRAmYEvhEPG+j8PAoIi30aGU/n2FKBKiv8SBVyWBRhJHriZC9KIE0OsIEi5cAEEnH CbtT+hhfGDh8QtXAfUEDkER0teao1imyUSnMbuG5wcF94fVrLpFNwPpcermhFPfobemq jmZP5wVZ4HcoOK6ZG/b0rC9Jz20eTqBmMf0OX24xRj+KU7Q1g/rEJ6wtn2xO15lK5Q6F PQEGqchkp9IwtXOoekcZAcFPrSiOgcyjJTiO8tT6pCFCpPttB0oe34MgDe4DtZ0FlNT9 vnPg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738572565; x=1739177365; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=qYXXlTk5HduQbMTIlt80IsYvDUjFzMF5KSYRQGJL3Uk=; b=BnlJu0S2oWTNXjDx12M+y79LEyagKJKBnKCRD/dKG3OghOctD5m7NzO4KwkA+eXUl+ T7KShdF5b74isgYzgPYe/QYlplbnSOHlKDcJ9O+riRUiB5VhBYz0eU4X0mmNL7YGLX1D 08aSTckUkYlELoWt0xVnyfjSAr/oU8TuLWyVGOF28/aIM60t2/YuG1KzlfrAmU3qEAiV RCkN4k1Gj1JJsCcCIIifnpoSSdanhojpBvIVf13UJTNuaPcgx4x4XIW1LIDkizkXz2f0 Dd3ISKCA5ICfdm4froK5ljGH7Sg2VtrxkZ0TEjCqJNd/laoAdrwecqK9qXYSNj0L0KZ0 ll9A== X-Forwarded-Encrypted: i=1; AJvYcCUaPBZBpV98bDIHxCUJX37QbD7wMtYe5tH/ycIMDFYjEKDJAFUz5eQObYsSw8VE4+9odYnBI1Gq2co=@vger.kernel.org X-Gm-Message-State: AOJu0YwyUP/b+2Kt5i+pcrVQ7X4dKNKyHIngQHLZ1Bo992nGNpx+BxPE 78gbCr7w5OczpfUTgxjmx2vVM/hI1TGbc3znARg80oyKzc7/PZoR3y7X4IT3HnU= X-Gm-Gg: ASbGncs6qxZ1cGRvhWUPaDlMJpvuOesnjDiKIUCwL0xLdFITQ9CmKytLlUvyXIkDfF7 RxBeAU6ISs2g8o6rsQeF29m55T+7QtVTcWgU61347iWSerL34++X6u9mTJEIC0uTjn4FxoMy9nC 3SNVhM9KQ8p/crLi7qN8kIHZhSZPYpI8VY4FuaGTxc9j1dERoRH84d6O8NPHkj6wzZUdVpEM4GZ 5nmxAApAdNDWANRRFbr8b0NVKZJgMtkGIHFuSVBt/YEyglxkfM6TPfbH7rGG4unzLCzrSnMnUDF OdGIVOlf8RgLIVFEKzKnIvMAVJpzxOOKEcaKFCvs0X9rZG1nCeIYpZY= X-Google-Smtp-Source: AGHT+IGH0XTcN/X29iLH8kRSIgCwIt85vlSYKgmJJ/8YJqUZ2p1KY2bxWsy8EAgScZgVFzZwv6JhNQ== X-Received: by 2002:ac8:584f:0:b0:467:5e4f:3d1 with SMTP id d75a77b69052e-46fd0b924b4mr302004001cf.33.1738572564583; Mon, 03 Feb 2025 00:49:24 -0800 (PST) Received: from anup-ubuntu-vm.localdomain ([103.97.166.196]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-46fdf0e3089sm47657911cf.46.2025.02.03.00.49.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Feb 2025 00:49:23 -0800 (PST) From: Anup Patel To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jassi Brar , Thomas Gleixner , "Rafael J . Wysocki" , Mika Westerberg , Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= Cc: Palmer Dabbelt , Paul Walmsley , Len Brown , Sunil V L , Rahul Pathak , Leyfoon Tan , Atish Patra , Andrew Jones , Samuel Holland , Anup Patel , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [RFC PATCH v2 00/17] Linux SBI MPXY and RPMI drivers Date: Mon, 3 Feb 2025 14:18:49 +0530 Message-ID: <20250203084906.681418-1-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The SBI v3.0 MPXY extension [1] and RPMI v1.0 [2] specifications are in stable state and under ARC review at the RISC-V International so as part of the RVI process we would like to receive an early feedback on the device tree bindings and mailbox drivers hence this series. Currently, most of the RPMI and MPXY drivers are in OpenSBI whereas for Linux only has SBI MPXY mailbox controller driver, RPMI clock driver.and RPMI system MSI driver This series also includes ACPI support for SBI MPXY mailbox controller and RPMI system MSI drivers. These patches can be found in the riscv_sbi_mpxy_mailbox_v2 branch at: https://github.com/avpatel/linux.git To test these patches, boot Linux on "virt,rpmi=on,aia=aplic-imsic" machine with OpenSBI and QEMU from the dev-upstream QEMU branch at: https://github.com/ventanamicro/opensbi.git https://github.com/ventanamicro/qemu.git [1] https://github.com/riscv-non-isa/riscv-sbi-doc/releases [2] https://github.com/riscv-non-isa/riscv-rpmi/releases Changes since v1: - Addressed DT bindings related comments in PATCH2, PATCH3, and PATCH7 of v1 series - Addressed comments in PATCH6 and PATCH8 of v1 series - New PATCH6 in v2 series to allow fwnode based mailbox channel request - New PATCH10 and PATCH11 to add RPMI system MSI based interrupt controller driver - New PATCH12 to PATCH16 which adds ACPI support in SBI MPXY mailbox driver and RPMI system MSI driver - New PATCH17 to enable required kconfig option to allow graceful shutdown on QEMU virt machine Anup Patel (11): riscv: Add new error codes defined by SBI v3.0 dt-bindings: mailbox: Add bindings for RPMI shared memory transport dt-bindings: mailbox: Add bindings for RISC-V SBI MPXY extension RISC-V: Add defines for the SBI message proxy extension mailbox: Add common header for RPMI messages sent via mailbox mailbox: Allow controller specific mapping using fwnode mailbox: Add RISC-V SBI message proxy (MPXY) based mailbox driver dt-bindings: clock: Add bindings for RISC-V RPMI clock service group dt-bindings: interrupt-controller: Add bindings for RISC-V RPMI system MSI irqchip: Add driver for the RISC-V RPMI system MSI service group RISC-V: Enable GPIO keyboard and event device in RV64 defconfig Rahul Pathak (1): clk: Add clock driver for the RISC-V RPMI clock service group Sunil V L (5): ACPI: property: Add support for nargs_prop in acpi_fwnode_get_reference_args() ACPI: scan: Update honor list for RPMI System MSI ACPI: RISC-V: Add RPMI System MSI to GSI mapping mailbox/riscv-sbi-mpxy: Add ACPI support irqchip/riscv-rpmi-sysmsi: Add ACPI support .../bindings/clock/riscv,rpmi-clock.yaml | 77 ++ .../riscv,rpmi-system-msi.yaml | 89 ++ .../mailbox/riscv,rpmi-shmem-mbox.yaml | 150 +++ .../bindings/mailbox/riscv,sbi-mpxy-mbox.yaml | 54 + arch/riscv/configs/defconfig | 2 + arch/riscv/include/asm/irq.h | 1 + arch/riscv/include/asm/sbi.h | 70 ++ drivers/acpi/property.c | 15 +- drivers/acpi/riscv/irq.c | 33 + drivers/acpi/scan.c | 2 + drivers/clk/Kconfig | 8 + drivers/clk/Makefile | 1 + drivers/clk/clk-rpmi.c | 601 ++++++++++ drivers/gpio/gpiolib-acpi.c | 2 +- drivers/irqchip/Kconfig | 7 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-riscv-rpmi-sysmsi.c | 315 +++++ drivers/mailbox/Kconfig | 11 + drivers/mailbox/Makefile | 2 + drivers/mailbox/mailbox.c | 44 +- drivers/mailbox/riscv-sbi-mpxy-mbox.c | 1027 +++++++++++++++++ drivers/pwm/core.c | 2 +- include/linux/acpi.h | 12 +- include/linux/mailbox/riscv-rpmi-message.h | 235 ++++ include/linux/mailbox_controller.h | 3 + 25 files changed, 2737 insertions(+), 27 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/riscv,rpmi-clock.yaml create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml create mode 100644 Documentation/devicetree/bindings/mailbox/riscv,rpmi-shmem-mbox.yaml create mode 100644 Documentation/devicetree/bindings/mailbox/riscv,sbi-mpxy-mbox.yaml create mode 100644 drivers/clk/clk-rpmi.c create mode 100644 drivers/irqchip/irq-riscv-rpmi-sysmsi.c create mode 100644 drivers/mailbox/riscv-sbi-mpxy-mbox.c create mode 100644 include/linux/mailbox/riscv-rpmi-message.h