From patchwork Thu May 18 01:50:47 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 9732327 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 3B210601BC for ; Thu, 18 May 2017 01:51:37 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id EFF25286D2 for ; Thu, 18 May 2017 01:51:36 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id E49B6286E4; Thu, 18 May 2017 01:51:36 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 941B1286D2 for ; Thu, 18 May 2017 01:51:36 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754051AbdERBvf (ORCPT ); Wed, 17 May 2017 21:51:35 -0400 Received: from mail-pf0-f173.google.com ([209.85.192.173]:34739 "EHLO mail-pf0-f173.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754745AbdERBvd (ORCPT ); Wed, 17 May 2017 21:51:33 -0400 Received: by mail-pf0-f173.google.com with SMTP id 9so15869825pfj.1 for ; Wed, 17 May 2017 18:51:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=wJAzihJNdQtMyT+iTeJQtD3nlj+AP+QoQkcKNRMR0+g=; b=iSdXgToNgK3JrsLu9fzvaAcYxQlW0Cl/VIA1Y6klVEANuvoJ40uWnuugDButwcHVsb KyNDh6lOcrzH80z48Jp44paKJUIsu81y4ni6+vVQ1yCxEH/SeeKfHfL8DxNulavLB54/ ZDfkxVAWZ1p20DmrkOkysi3rPd9K16tnZc8SQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=wJAzihJNdQtMyT+iTeJQtD3nlj+AP+QoQkcKNRMR0+g=; b=tmF5f+rNHWMN6myr/1q0QJodvO0TB8dm1mPcEEaB5yPRP035IUv4WFZHVGAJt1+rsV PwcK0+TAifmYKlnBsu/Q89zp3yT4T8O0ysAIGE5ovJLxtZhXzcCpghEmbF2D+AG1SxDo /wMyS4Z2xUVgwJwLnwtKh5QWtYLh2hkONxsXaDhl0+ZbQ5pf39qc70U8Rd8dyTkoQRRL vcSQzEWr1vPRSwaI5z7NoICqpEHuZp6luJ5EgI0NGTlJT11zxGPp2fDDfBfaDsVzMMdD SQJq9EhIttcSXQcjOdCeb5HXCoSlj999EucAnEfS5gJxByrvIrBKDAvAkWgCrIWNb1vo XORg== X-Gm-Message-State: AODbwcAfmefvxeIcNj38FJqQdJBidAnNEM4SQwi4uaPcaFZqE0vV0ArX rKQEKPIMdyIg5GKR X-Received: by 10.99.157.138 with SMTP id i132mr1725885pgd.87.1495072287592; Wed, 17 May 2017 18:51:27 -0700 (PDT) Received: from localhost.localdomain (li1627-128.members.linode.com. [172.104.47.128]) by smtp.gmail.com with ESMTPSA id m25sm5801020pfk.15.2017.05.17.18.51.18 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 17 May 2017 18:51:26 -0700 (PDT) From: Leo Yan To: Wei Xu , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , Guodong Xu , Zhong Kaihua , Chen Jun , Zhangfei Gao , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, Daniel Lezcano Cc: Leo Yan Subject: [PATCH v2 2/2] arm64: dts: add sp804 timer node for Hi3660 Date: Thu, 18 May 2017 09:50:47 +0800 Message-Id: <1495072247-25217-3-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1495072247-25217-1-git-send-email-leo.yan@linaro.org> References: <1495072247-25217-1-git-send-email-leo.yan@linaro.org> Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP The Hi3660 SoC comes with the sp804 timer in addition to the architecture timers. These ones are shutdown when reaching a deep idle states and a backup timer is needed. The sp804 belongs to another power domain and can fulfill the purpose of replacing temporarily an architecture timer when the CPU is idle. Describe it in the device tree, so it can be enabled at boot time. Suggested-by: Daniel Lezcano Acked-by: Daniel Lezcano Signed-off-by: Leo Yan --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 138fcba..f75c792 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -173,6 +173,17 @@ #clock-cells = <1>; }; + dual_timer0: timer@fff14000 { + compatible = "arm,sp804", "arm,primecell"; + reg = <0x0 0xfff14000 0x0 0x1000>; + interrupts = , + ; + clocks = <&crg_ctrl HI3660_OSC32K>, + <&crg_ctrl HI3660_OSC32K>, + <&crg_ctrl HI3660_OSC32K>; + clock-names = "timer1", "timer2", "apb_pclk"; + }; + ufs: ufs@ff3b0000 { compatible = "jedec,ufs-1.1", "hisilicon,hi3660-ufs"; reg = <0x0 0xff3b0000 0x0 0x1000>, /* 0: HCI standard */