From patchwork Wed Jun 21 09:00:42 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jiancheng Xue X-Patchwork-Id: 9801269 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 082F76038C for ; Wed, 21 Jun 2017 09:23:50 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id EA43028515 for ; Wed, 21 Jun 2017 09:23:49 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id DEB132852A; Wed, 21 Jun 2017 09:23:49 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 84C8328521 for ; Wed, 21 Jun 2017 09:23:49 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752710AbdFUJXV (ORCPT ); Wed, 21 Jun 2017 05:23:21 -0400 Received: from szxga02-in.huawei.com ([45.249.212.188]:8370 "EHLO szxga02-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752227AbdFUJXS (ORCPT ); Wed, 21 Jun 2017 05:23:18 -0400 Received: from 172.30.72.53 (EHLO DGGEML401-HUB.china.huawei.com) ([172.30.72.53]) by dggrg02-dlp.huawei.com (MOS 4.4.6-GA FastPath queued) with ESMTP id APT48848; Wed, 21 Jun 2017 17:23:11 +0800 (CST) Received: from wind-Tecal-RH2285.huawei.com (10.67.212.71) by DGGEML401-HUB.china.huawei.com (10.3.17.32) with Microsoft SMTP Server id 14.3.301.0; Wed, 21 Jun 2017 17:23:02 +0800 From: Jiancheng Xue To: , , , , , CC: , , , , , , , Jiancheng Xue Subject: [PATCH 2/5] dt-bindings: phy-hisi-inno-usb2: add support for hisi-inno-usb2 phy Date: Wed, 21 Jun 2017 17:00:42 +0800 Message-ID: <1498035645-22804-3-git-send-email-xuejiancheng@hisilicon.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1498035645-22804-1-git-send-email-xuejiancheng@hisilicon.com> References: <1498035645-22804-1-git-send-email-xuejiancheng@hisilicon.com> MIME-Version: 1.0 X-Originating-IP: [10.67.212.71] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A090204.594A3B00.007E, ss=1, re=0.000, recu=0.000, reip=0.000, cl=1, cld=1, fgs=0, ip=0.0.0.0, so=2014-11-16 11:51:01, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: 266b03c27809d6288635e9dad0762eea Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Add support for hisi-inno-usb2 phy. Signed-off-by: Jiancheng Xue --- .../devicetree/bindings/phy/phy-hisi-inno-usb2.txt | 36 ++++++++++++++++++++++ 1 file changed, 36 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/phy-hisi-inno-usb2.txt diff --git a/Documentation/devicetree/bindings/phy/phy-hisi-inno-usb2.txt b/Documentation/devicetree/bindings/phy/phy-hisi-inno-usb2.txt new file mode 100644 index 0000000..21f8208 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/phy-hisi-inno-usb2.txt @@ -0,0 +1,36 @@ +HiSilicon INNO USB2 PHY +----------------------- +Required properties: +- compatible: Should be one of the following strings: + "hisilicon,inno-usb2-phy", + "hisilicon,hi3798cv200-usb2-phy", +- #phy-cells: Must be 0 +- hisilicon,peripheral-syscon: Phandle of syscon used to control phy. +- clocks: Phandle and clock specifier pair for reference clock utmi_refclk. +- resets: List of phandle and reset specifier pairs for each reset signal in +reset-names. +- reset-names: Should be "por_rst" and "test_rst". The test_rst only +exists in some of SOCs, so it is optional. + +Phy node can include up to four subnodes. Each subnode represents one port. +The required properties of port node are as follows: +- clocks: Phandle and clock specifier pair for utmi_clock. +- resets: List of phandle and reset specifier pairs for port reset and utmi reset. +- reset-names: List of reset signal names. Should be "port_rst" and "utmi_rst" + +Refer to phy/phy-bindings.txt for the generic PHY binding properties + +Example: +usb_phy: phy { + compatible = "hisilicon,inno_usb2_phy"; + #phy-cells = <0>; + hisilicon,peripheral-syscon = <&peri_ctrl>; + clocks = <&crg USB2_REF_CLK>; + resets = <&crg 0xb4 2>; + reset-names = "por_rst"; + port0 { + clocks = <&crg USB2_UTMI0_CLK>; + resets = <&crg 0xb4 5>, <&crg 0xb4 1>; + reset-names = "port_rst", "utmi_rst"; + }; + };