From patchwork Wed May 24 08:20:31 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 9745337 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id B330B601C2 for ; Wed, 24 May 2017 08:23:21 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id A2E3728909 for ; Wed, 24 May 2017 08:23:21 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 95CED28925; Wed, 24 May 2017 08:23:21 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.3 required=2.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_HI, RCVD_IN_SORBS_SPAM, T_DKIM_INVALID autolearn=unavailable version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 231EB28909 for ; Wed, 24 May 2017 08:23:21 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1762436AbdEXIWj (ORCPT ); Wed, 24 May 2017 04:22:39 -0400 Received: from mail-lf0-f42.google.com ([209.85.215.42]:36169 "EHLO mail-lf0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S968581AbdEXIUk (ORCPT ); Wed, 24 May 2017 04:20:40 -0400 Received: by mail-lf0-f42.google.com with SMTP id h4so62960082lfj.3 for ; Wed, 24 May 2017 01:20:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=F07iOsSTdcbdkxjYbPYBHZPyPPg+3k35c0X4iZf07yg=; b=iasasBGeNLb3E/esQX9e5+n4zhlFXIdxZOSN380ab4YCVJ6ratkQ2QziAGNRM1L5M0 JIlpIVjpvKc8+QDeZ8dRHy34m2ydIkVuTjKGJv9i5/9VrwONTC0JTAcsAybZYD8Xubdt rogzAGkx6Fc1ujHkpTv1zGxJGssh2k1lNEpjo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=F07iOsSTdcbdkxjYbPYBHZPyPPg+3k35c0X4iZf07yg=; b=AuIrVa1hwsGDeIerSV0zFj/qXqCLQqJxmUsrVsGcnEQs4UdFAp8WSKYutRMI29juem BfeHmDlRsyp+TYKEamiHkQx3R+ZIsIHRFo1iwfu5Bgb/dqjMr2Wot+cHNinIIP78mZDq /waw3p55xAitnkNsREf2rWBY3SyiddGD5tlD8mjNiIj+TS3xRLXzccVYO9T+y9vG4ptI K6FNDzQ+xXwfqTQWKfvGFh+z3FVhXtaLQMEp5AfT3oON1vC0DiCSMDxxZyEeSYDA3Dfx vcz3mc9jSvKI6lMXtHOtI6KWrmZ9Og5OcU1LTnpBCtszTSiKYTThnWTZ+KozYuw+xBbq vrWw== X-Gm-Message-State: AODbwcB7J/HSZ9fRrQX90/E8AHvSJsrrp5Kak8zWW4kAFU/hpBHrKBhk InlFivrMfjTZ8k5c X-Received: by 10.46.8.26 with SMTP id 26mr10378225lji.59.1495614038429; Wed, 24 May 2017 01:20:38 -0700 (PDT) Received: from fabina.bredbandsbolaget.se (c-787571d5.014-348-6c756e10.cust.bredbandsbolaget.se. [213.113.117.120]) by smtp.gmail.com with ESMTPSA id o80sm655287lfk.18.2017.05.24.01.20.36 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 24 May 2017 01:20:37 -0700 (PDT) From: Linus Walleij To: Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org Cc: Janos Laube , Paulius Zaleckas , linux-arm-kernel@lists.infradead.org, Hans Ulli Kroll , Florian Fainelli , Linus Walleij Subject: [PATCH 1/2 v4] clk: add DT bindings header for Gemini clock controller Date: Wed, 24 May 2017 10:20:31 +0200 Message-Id: <20170524082031.8424-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.4 Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This adds the DT binding macros used by the clock controller. Acked-by: Rob Herring Signed-off-by: Linus Walleij --- Mike/Stephen: please merge this into the clock subsystem once you're happy with it. Sorry for the back-and-forth. I will deal with the ARM SoC DTS landing orthogonally. The DTS files will be submitted with numerical values for the reset lines, then a follow-up patch after -rc1 will switch to using defines. This strategy was adviced by the ARM SoC maintainers. ChangeLog v1->v4: - New file to merge the macros in isolation from the DT bindings and implementation. The bindings themselves will be merged as part of the DTS updates through the ARM SoC tree. --- include/dt-bindings/clock/cortina,gemini-clock.h | 29 ++++++++++++++++++++++++ 1 file changed, 29 insertions(+) create mode 100644 include/dt-bindings/clock/cortina,gemini-clock.h diff --git a/include/dt-bindings/clock/cortina,gemini-clock.h b/include/dt-bindings/clock/cortina,gemini-clock.h new file mode 100644 index 000000000000..acf5cd550b0c --- /dev/null +++ b/include/dt-bindings/clock/cortina,gemini-clock.h @@ -0,0 +1,29 @@ +#ifndef DT_BINDINGS_CORTINA_GEMINI_CLOCK_H +#define DT_BINDINGS_CORTINA_GEMINI_CLOCK_H + +/* RTC, AHB, APB, CPU, PCI, TVC, UART clocks and 13 gates */ +#define GEMINI_NUM_CLKS 20 + +#define GEMINI_CLK_RTC 0 +#define GEMINI_CLK_AHB 1 +#define GEMINI_CLK_APB 2 +#define GEMINI_CLK_CPU 3 +#define GEMINI_CLK_PCI 4 +#define GEMINI_CLK_TVC 5 +#define GEMINI_CLK_UART 6 +#define GEMINI_CLK_GATES 7 +#define GEMINI_CLK_GATE_SECURITY 7 +#define GEMINI_CLK_GATE_GMAC0 8 +#define GEMINI_CLK_GATE_GMAC1 9 +#define GEMINI_CLK_GATE_SATA0 10 +#define GEMINI_CLK_GATE_SATA1 11 +#define GEMINI_CLK_GATE_USB0 12 +#define GEMINI_CLK_GATE_USB1 13 +#define GEMINI_CLK_GATE_IDE 14 +#define GEMINI_CLK_GATE_PCI 15 +#define GEMINI_CLK_GATE_DDR 16 +#define GEMINI_CLK_GATE_FLASH 17 +#define GEMINI_CLK_GATE_TVC 18 +#define GEMINI_CLK_GATE_BOOT 19 + +#endif /* DT_BINDINGS_CORTINA_GEMINI_CLOCK_H */