From patchwork Thu Mar 3 16:26:32 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Biju Das X-Patchwork-Id: 12767755 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B151CC433F5 for ; Thu, 3 Mar 2022 16:26:55 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234972AbiCCQ1k (ORCPT ); Thu, 3 Mar 2022 11:27:40 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57236 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234967AbiCCQ1j (ORCPT ); Thu, 3 Mar 2022 11:27:39 -0500 Received: from relmlie5.idc.renesas.com (relmlor1.renesas.com [210.160.252.171]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 4EC1319BE44; Thu, 3 Mar 2022 08:26:53 -0800 (PST) X-IronPort-AV: E=Sophos;i="5.90,151,1643641200"; d="scan'208";a="112234280" Received: from unknown (HELO relmlir5.idc.renesas.com) ([10.200.68.151]) by relmlie5.idc.renesas.com with ESMTP; 04 Mar 2022 01:26:53 +0900 Received: from localhost.localdomain (unknown [10.226.93.138]) by relmlir5.idc.renesas.com (Postfix) with ESMTP id 0B63E40178C5; Fri, 4 Mar 2022 01:26:50 +0900 (JST) From: Biju Das To: Michael Turquette , Stephen Boyd Cc: Biju Das , Geert Uytterhoeven , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Chris Paterson , Biju Das , Prabhakar Mahadev Lad Subject: [PATCH V2 5/7] clk: renesas: Add support for RZ/G2UL SoC Date: Thu, 3 Mar 2022 16:26:32 +0000 Message-Id: <20220303162634.6572-6-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220303162634.6572-1-biju.das.jz@bp.renesas.com> References: <20220303162634.6572-1-biju.das.jz@bp.renesas.com> Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org The clock structure for RZ/G2UL is almost identical to RZ/G2L SoC with fewer IP blocks. The IP blocks such as WDT1, GPT, H264, GPU and POEG are not present on RZ/G2UL. This patch adds minimal clock and reset entries required to boot the system on Renesas RZ/G2UL SMARC EVK and binds it with the RZ/G2L CPG core driver. Signed-off-by: Biju Das Reviewed-by: Lad Prabhakar --- v1->v2: * No change --- drivers/clk/renesas/Kconfig | 7 +- drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a07g043-cpg.c | 157 ++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.c | 6 ++ drivers/clk/renesas/rzg2l-cpg.h | 1 + 5 files changed, 171 insertions(+), 1 deletion(-) create mode 100644 drivers/clk/renesas/r9a07g043-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index c281f3af5716..63c78f2518e6 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -33,6 +33,7 @@ config CLK_RENESAS select CLK_R8A779A0 if ARCH_R8A779A0 select CLK_R8A779F0 if ARCH_R8A779F0 select CLK_R9A06G032 if ARCH_R9A06G032 + select CLK_R9A07G043U if ARCH_R9A07G043U select CLK_R9A07G044 if ARCH_R9A07G044 select CLK_R9A07G054 if ARCH_R9A07G054 select CLK_SH73A0 if ARCH_SH73A0 @@ -160,6 +161,10 @@ config CLK_R8A779F0 config CLK_R9A06G032 bool "RZ/N1D clock support" if COMPILE_TEST +config CLK_R9A07G043U + bool "RZ/G2UL clock support" if COMPILE_TEST + select CLK_RZG2L + config CLK_R9A07G044 bool "RZ/G2L clock support" if COMPILE_TEST select CLK_RZG2L @@ -200,7 +205,7 @@ config CLK_RCAR_USB2_CLOCK_SEL This is a driver for R-Car USB2 clock selector config CLK_RZG2L - bool "Renesas RZ/{G2L,V2L} family clock support" if COMPILE_TEST + bool "Renesas RZ/{G2L,G2UL,V2L} family clock support" if COMPILE_TEST select RESET_CONTROLLER # Generic diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index d5e571699a30..814bbdd195dc 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -30,6 +30,7 @@ obj-$(CONFIG_CLK_R8A77995) += r8a77995-cpg-mssr.o obj-$(CONFIG_CLK_R8A779A0) += r8a779a0-cpg-mssr.o obj-$(CONFIG_CLK_R8A779F0) += r8a779f0-cpg-mssr.o obj-$(CONFIG_CLK_R9A06G032) += r9a06g032-clocks.o +obj-$(CONFIG_CLK_R9A07G043U) += r9a07g043-cpg.o obj-$(CONFIG_CLK_R9A07G044) += r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A07G054) += r9a07g044-cpg.o obj-$(CONFIG_CLK_SH73A0) += clk-sh73a0.o diff --git a/drivers/clk/renesas/r9a07g043-cpg.c b/drivers/clk/renesas/r9a07g043-cpg.c new file mode 100644 index 000000000000..2f731e0d5be3 --- /dev/null +++ b/drivers/clk/renesas/r9a07g043-cpg.c @@ -0,0 +1,157 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/G2UL CPG driver + * + * Copyright (C) 2022 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzg2l-cpg.h" + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK = R9A07G043U_CLK_P0_DIV2, + + /* External Input Clocks */ + CLK_EXTAL, + + /* Internal Core Clocks */ + CLK_OSC_DIV1000, + CLK_PLL1, + CLK_PLL2, + CLK_PLL2_DIV2, + CLK_PLL2_DIV2_8, + CLK_PLL3, + CLK_PLL3_DIV2, + CLK_PLL3_DIV2_4, + CLK_PLL3_DIV2_4_2, + CLK_PLL5, + CLK_PLL6, + CLK_P1_DIV2, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +/* Divider tables */ +static const struct clk_div_table dtable_1_8[] = { + {0, 1}, + {1, 2}, + {2, 4}, + {3, 8}, + {0, 0}, +}; + +static const struct clk_div_table dtable_1_32[] = { + {0, 1}, + {1, 2}, + {2, 4}, + {3, 8}, + {4, 32}, + {0, 0}, +}; + +static const struct cpg_core_clk r9a07g043u_core_clks[] __initconst = { + /* External Clock Inputs */ + DEF_INPUT("extal", CLK_EXTAL), + + /* Internal Core Clocks */ + DEF_FIXED(".osc", R9A07G043U_OSCCLK, CLK_EXTAL, 1, 1), + DEF_FIXED(".osc_div1000", CLK_OSC_DIV1000, CLK_EXTAL, 1, 1000), + DEF_SAMPLL(".pll1", CLK_PLL1, CLK_EXTAL, PLL146_CONF(0)), + DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll2_div2", CLK_PLL2_DIV2, CLK_PLL2, 1, 2), + DEF_FIXED(".pll2_div2_8", CLK_PLL2_DIV2_8, CLK_PLL2_DIV2, 1, 8), + DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll3_div2", CLK_PLL3_DIV2, CLK_PLL3, 1, 2), + DEF_FIXED(".pll3_div2_4", CLK_PLL3_DIV2_4, CLK_PLL3_DIV2, 1, 4), + DEF_FIXED(".pll3_div2_4_2", CLK_PLL3_DIV2_4_2, CLK_PLL3_DIV2_4, 1, 2), + DEF_FIXED(".pll5", CLK_PLL5, CLK_EXTAL, 125, 1), + DEF_FIXED(".pll6", CLK_PLL6, CLK_EXTAL, 125, 6), + + /* Core output clk */ + DEF_DIV("I", R9A07G043U_CLK_I, CLK_PLL1, DIVPL1A, dtable_1_8, + CLK_DIVIDER_HIWORD_MASK), + DEF_DIV("P0", R9A07G043U_CLK_P0, CLK_PLL2_DIV2_8, DIVPL2A, + dtable_1_32, CLK_DIVIDER_HIWORD_MASK), + DEF_DIV("P1", R9A07G043U_CLK_P1, CLK_PLL3_DIV2_4, + DIVPL3B, dtable_1_32, CLK_DIVIDER_HIWORD_MASK), + DEF_FIXED("P1_DIV2", CLK_P1_DIV2, R9A07G043U_CLK_P1, 1, 2), + DEF_DIV("P2", R9A07G043U_CLK_P2, CLK_PLL3_DIV2_4_2, + DIVPL3A, dtable_1_32, CLK_DIVIDER_HIWORD_MASK), +}; + +static struct rzg2l_mod_clk r9a07g043u_mod_clks[] = { + DEF_MOD("gic", R9A07G043U_GIC600_GICCLK, R9A07G043U_CLK_P1, + 0x514, 0), + DEF_MOD("ia55_pclk", R9A07G043U_IA55_PCLK, R9A07G043U_CLK_P2, + 0x518, 0), + DEF_MOD("ia55_clk", R9A07G043U_IA55_CLK, R9A07G043U_CLK_P1, + 0x518, 1), + DEF_MOD("dmac_aclk", R9A07G043U_DMAC_ACLK, R9A07G043U_CLK_P1, + 0x52c, 0), + DEF_MOD("dmac_pclk", R9A07G043U_DMAC_PCLK, CLK_P1_DIV2, + 0x52c, 1), + DEF_MOD("scif0", R9A07G043U_SCIF0_CLK_PCK, R9A07G043U_CLK_P0, + 0x584, 0), + DEF_MOD("scif1", R9A07G043U_SCIF1_CLK_PCK, R9A07G043U_CLK_P0, + 0x584, 1), + DEF_MOD("scif2", R9A07G043U_SCIF2_CLK_PCK, R9A07G043U_CLK_P0, + 0x584, 2), + DEF_MOD("scif3", R9A07G043U_SCIF3_CLK_PCK, R9A07G043U_CLK_P0, + 0x584, 3), + DEF_MOD("scif4", R9A07G043U_SCIF4_CLK_PCK, R9A07G043U_CLK_P0, + 0x584, 4), + DEF_MOD("sci0", R9A07G043U_SCI0_CLKP, R9A07G043U_CLK_P0, + 0x588, 0), + DEF_MOD("sci1", R9A07G043U_SCI1_CLKP, R9A07G043U_CLK_P0, + 0x588, 1), +}; + +static struct rzg2l_reset r9a07g043u_resets[] = { + DEF_RST(R9A07G043U_GIC600_GICRESET_N, 0x814, 0), + DEF_RST(R9A07G043U_GIC600_DBG_GICRESET_N, 0x814, 1), + DEF_RST(R9A07G043U_IA55_RESETN, 0x818, 0), + DEF_RST(R9A07G043U_DMAC_ARESETN, 0x82c, 0), + DEF_RST(R9A07G043U_DMAC_RST_ASYNC, 0x82c, 1), + DEF_RST(R9A07G043U_SCIF0_RST_SYSTEM_N, 0x884, 0), + DEF_RST(R9A07G043U_SCIF1_RST_SYSTEM_N, 0x884, 1), + DEF_RST(R9A07G043U_SCIF2_RST_SYSTEM_N, 0x884, 2), + DEF_RST(R9A07G043U_SCIF3_RST_SYSTEM_N, 0x884, 3), + DEF_RST(R9A07G043U_SCIF4_RST_SYSTEM_N, 0x884, 4), + DEF_RST(R9A07G043U_SCI0_RST, 0x888, 0), + DEF_RST(R9A07G043U_SCI1_RST, 0x888, 1), +}; + +static const unsigned int r9a07g043u_crit_mod_clks[] __initconst = { + MOD_CLK_BASE + R9A07G043U_GIC600_GICCLK, + MOD_CLK_BASE + R9A07G043U_IA55_CLK, + MOD_CLK_BASE + R9A07G043U_DMAC_ACLK, +}; + +const struct rzg2l_cpg_info r9a07g043u_cpg_info = { + /* Core Clocks */ + .core_clks = r9a07g043u_core_clks, + .num_core_clks = ARRAY_SIZE(r9a07g043u_core_clks), + .last_dt_core_clk = LAST_DT_CORE_CLK, + .num_total_core_clks = MOD_CLK_BASE, + + /* Critical Module Clocks */ + .crit_mod_clks = r9a07g043u_crit_mod_clks, + .num_crit_mod_clks = ARRAY_SIZE(r9a07g043u_crit_mod_clks), + + /* Module Clocks */ + .mod_clks = r9a07g043u_mod_clks, + .num_mod_clks = ARRAY_SIZE(r9a07g043u_mod_clks), + .num_hw_mod_clks = R9A07G043U_TSU_PCLK + 1, + + /* Resets */ + .resets = r9a07g043u_resets, + .num_resets = R9A07G043U_LCDC_RESET_N + 1, /* Last reset ID + 1 */ +}; diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cpg.c index 486d0656c58a..648eb670e6db 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -947,6 +947,12 @@ static int __init rzg2l_cpg_probe(struct platform_device *pdev) } static const struct of_device_id rzg2l_cpg_match[] = { +#ifdef CONFIG_CLK_R9A07G043U + { + .compatible = "renesas,r9a07g043u-cpg", + .data = &r9a07g043u_cpg_info, + }, +#endif #ifdef CONFIG_CLK_R9A07G044 { .compatible = "renesas,r9a07g044-cpg", diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cpg.h index ce657beaf160..c7f9a37c4156 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -202,6 +202,7 @@ struct rzg2l_cpg_info { unsigned int num_crit_mod_clks; }; +extern const struct rzg2l_cpg_info r9a07g043u_cpg_info; extern const struct rzg2l_cpg_info r9a07g044_cpg_info; extern const struct rzg2l_cpg_info r9a07g054_cpg_info;