From patchwork Fri Apr 28 19:02:25 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?J=2E_Neusch=C3=A4fer?= X-Patchwork-Id: 13226723 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 24CDEC77B60 for ; Fri, 28 Apr 2023 19:03:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346570AbjD1TDZ (ORCPT ); Fri, 28 Apr 2023 15:03:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43864 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346461AbjD1TDY (ORCPT ); Fri, 28 Apr 2023 15:03:24 -0400 Received: from mout.gmx.net (mout.gmx.net [212.227.17.21]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 864E45597; Fri, 28 Apr 2023 12:03:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=gmx.net; s=s31663417; t=1682708558; i=j.neuschaefer@gmx.net; bh=Js9FxogsamlgriAmt68MFrYcEC9TrqhADJOZjoSKHkI=; h=X-UI-Sender-Class:From:To:Cc:Subject:Date:In-Reply-To:References; b=SSrkzV2JlfVOrdhFHOMVjp8PoKl9Ssn0ai9tFBMP0J5UrUbF4+oL5Z82/vM0XIPh6 82E3wrMuJHFsSiA88vR0IQCKSTZYOmywfipMidUsNioPoBXKVTZJJ5Z3LpQBHsSWil G5YMbP0hl0kOICbdRaOSN+3F6xc10TIkBOVWh5B2bz6nYIDIx8MmpygPBAH6164oxp q1PWYy5KjtokCK/TjVJsG+eewvOIq8NLCKkite43rtBzAQc0jJBm6BZ4XmXYO9IdrB dqFCRSwVWpz/hdOuQ1+adHYJAoit/opHphKrpGxE2PNB13yWca/xhlbbCtaVIFYpAz 8MzLmINdc+Yxw== X-UI-Sender-Class: 724b4f7f-cbec-4199-ad4e-598c01a50d3a Received: from probook ([87.78.41.149]) by mail.gmx.net (mrgmx105 [212.227.17.168]) with ESMTPSA (Nemesis) id 1MvsEx-1qA0iH1ZDT-00syau; Fri, 28 Apr 2023 21:02:38 +0200 From: =?utf-8?q?Jonathan_Neusch=C3=A4fer?= To: linux-clk@vger.kernel.org, openbmc@lists.ozlabs.org Cc: linux-kernel@vger.kernel.org, linux-watchdog@vger.kernel.org, devicetree@vger.kernel.org, =?utf-8?q?Jonathan_Neusch=C3=A4fer?= , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Avi Fishman , Tomer Maimon , Tali Perry , Patrick Venture , Nancy Yuen , Benjamin Fair , Daniel Lezcano , Thomas Gleixner , Philipp Zabel , Wim Van Sebroeck , Guenter Roeck , Christophe JAILLET , Krzysztof Kozlowski , Krzysztof Kozlowski Subject: [PATCH v8 1/2] dt-bindings: clock: Add Nuvoton WPCM450 clock/reset controller Date: Fri, 28 Apr 2023 21:02:25 +0200 Message-Id: <20230428190226.1304326-2-j.neuschaefer@gmx.net> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230428190226.1304326-1-j.neuschaefer@gmx.net> References: <20230428190226.1304326-1-j.neuschaefer@gmx.net> MIME-Version: 1.0 X-Provags-ID: V03:K1:osNpePVciuQ0ZKGX3a0im/XQmlkmw3hZl4fd7lH8z5WrqiXS+lz vsO5UIgjYwSuCiOye+n4tfmgnau2VCYMA3nJgUe19uIcJ6v/hQFw0r8jfRrra/bXDX8C34o Pvp0oL1/ai0UKlBhC3vuVdW9g81MHAdE24pIXi3UK2ERnMQNu221PE/a9+ndO8pm/PlHoCY 965zFDMLQjYyORCu12E4g== UI-OutboundReport: notjunk:1;M01:P0:lPqfS78iB0c=;8pkNi2Fk/rb37ZMPImCcnitHxWi 5Yc/2UqtNRmPsrl8dEo0JiM2VI7K2qQNjAzD5Is/cYlws+YbO7iHMJaZZj25Fvpr0FMd4gIfK fRFY++75uEG/DL2rGVR4W2jOTTM9AaIEUHTNB3FKssL9+je5kR7HNgaBVkyuyRKGAiVGt4pi9 MU35+eZfXw4EGX3UdiTEMDtPEkvKx1mRRq1v0OsuJVbjOLi7F3eUvjNWtU0Qyb0yjEbYFxpfU qhgInhXe8TJE8skoRbp2zWyzhiIt/gNQz0O/NskN8U+N7hYtCYDnrc4fkGD16Y9LkGTWE7u0a C20r8Gz7GG+dG6Ca8X2vHHFsz0gBVj8q3J1tyLxDXAZJWpGzATL5H1UwCxmmiKOh3nRk9pVsU NAzdUE66jBWyL1gE+sE3HCS+YPxxIUU1fGNrUGq5ldDm2GzjrA/sjP/cOVuUAtHP3vCLNk/aX KiP57tp2gICOf8FQL0TeobqiB3eP3DzUzG6/Hoe2m3muWAA6b5mwKJlNmnN6mw2+WOHJLSYHo HWEOcKhG3ShusBG49vIaqNISwQaoG2vi0rzytbM3qlzStfNQr5GbSCXWhCoiNJGkv2m4VYiX7 y9ZG9GgOYysVl3m6REyF3VchT2Vpm6TID/rUPAAca7xMKHBTuzTS/lptyDur9akdkWAzBUxsA HK3QOqEEZvs7tplHsSB4z/ygNedbe8EcAB1gnSRtX+3PaZRVszIULecp1tvpEk/PRssHvdbe/ M/DOCm0FF8ktyZwddbOZAZY4OGcsiAqHiJo93qd4bj9lLYVHX/JdqfrdJS7zIZzHntSX/t8oR 057m4iDzQvzzvNolhEaAkzStrD/xmBz85GLwrJFh3zbAHExy+brXAV17Wa/zzS0Avo0Dm2xFx etDLJ804vlV+7grmwp7hOazaKCFtt/Ar+UEKKQSiZBdQrVdp27utjfzEDXkcSSYkj+cqJ3D1y nDxWbANj0wa6Yy/N+g0P+obGsHw= Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org The Nuvoton WPCM450 SoC has a combined clock and reset controller. Add a devicetree binding for it, as well as definitions for the bit numbers used by it. Signed-off-by: Jonathan Neuschäfer Reviewed-by: Krzysztof Kozlowski --- v5-v8: - no changes v4: - https://lore.kernel.org/lkml/20220610072141.347795-4-j.neuschaefer@gmx.net/ - Add R-b tag v3: - Change clock-output-names and clock-names from "refclk" to "ref", suggested by Krzysztof Kozlowski v2: - https://lore.kernel.org/lkml/20220429172030.398011-5-j.neuschaefer@gmx.net/ - Various improvements, suggested by Krzysztof Kozlowski v1: - https://lore.kernel.org/lkml/20220422183012.444674-5-j.neuschaefer@gmx.net/ --- .../bindings/clock/nuvoton,wpcm450-clk.yaml | 66 ++++++++++++++++++ .../dt-bindings/clock/nuvoton,wpcm450-clk.h | 67 +++++++++++++++++++ 2 files changed, 133 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/nuvoton,wpcm450-clk.yaml create mode 100644 include/dt-bindings/clock/nuvoton,wpcm450-clk.h -- 2.39.2 diff --git a/Documentation/devicetree/bindings/clock/nuvoton,wpcm450-clk.yaml b/Documentation/devicetree/bindings/clock/nuvoton,wpcm450-clk.yaml new file mode 100644 index 0000000000000..525024a58df4c --- /dev/null +++ b/Documentation/devicetree/bindings/clock/nuvoton,wpcm450-clk.yaml @@ -0,0 +1,66 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/nuvoton,wpcm450-clk.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton WPCM450 clock controller + +maintainers: + - Jonathan Neuschäfer + +description: + The clock controller of the Nuvoton WPCM450 SoC supplies clocks and resets to + the rest of the chip. + +properties: + compatible: + const: nuvoton,wpcm450-clk + + reg: + maxItems: 1 + + clocks: + items: + - description: Reference clock oscillator (should be 48 MHz) + + clock-names: + items: + - const: ref + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + +additionalProperties: false + +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' + +examples: + - | + #include + #include + + refclk: clock-48mhz { + /* 48 MHz reference oscillator */ + compatible = "fixed-clock"; + clock-output-names = "ref"; + clock-frequency = <48000000>; + #clock-cells = <0>; + }; + + clk: clock-controller@b0000200 { + reg = <0xb0000200 0x100>; + compatible = "nuvoton,wpcm450-clk"; + clocks = <&refclk>; + clock-names = "ref"; + #clock-cells = <1>; + #reset-cells = <1>; + }; diff --git a/include/dt-bindings/clock/nuvoton,wpcm450-clk.h b/include/dt-bindings/clock/nuvoton,wpcm450-clk.h new file mode 100644 index 0000000000000..86e1c895921b7 --- /dev/null +++ b/include/dt-bindings/clock/nuvoton,wpcm450-clk.h @@ -0,0 +1,67 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ + +#ifndef _DT_BINDINGS_CLOCK_NUVOTON_WPCM450_CLK_H +#define _DT_BINDINGS_CLOCK_NUVOTON_WPCM450_CLK_H + +/* Clocks based on CLKEN bits */ +#define WPCM450_CLK_FIU 0 +#define WPCM450_CLK_XBUS 1 +#define WPCM450_CLK_KCS 2 +#define WPCM450_CLK_SHM 4 +#define WPCM450_CLK_USB1 5 +#define WPCM450_CLK_EMC0 6 +#define WPCM450_CLK_EMC1 7 +#define WPCM450_CLK_USB0 8 +#define WPCM450_CLK_PECI 9 +#define WPCM450_CLK_AES 10 +#define WPCM450_CLK_UART0 11 +#define WPCM450_CLK_UART1 12 +#define WPCM450_CLK_SMB2 13 +#define WPCM450_CLK_SMB3 14 +#define WPCM450_CLK_SMB4 15 +#define WPCM450_CLK_SMB5 16 +#define WPCM450_CLK_HUART 17 +#define WPCM450_CLK_PWM 18 +#define WPCM450_CLK_TIMER0 19 +#define WPCM450_CLK_TIMER1 20 +#define WPCM450_CLK_TIMER2 21 +#define WPCM450_CLK_TIMER3 22 +#define WPCM450_CLK_TIMER4 23 +#define WPCM450_CLK_MFT0 24 +#define WPCM450_CLK_MFT1 25 +#define WPCM450_CLK_WDT 26 +#define WPCM450_CLK_ADC 27 +#define WPCM450_CLK_SDIO 28 +#define WPCM450_CLK_SSPI 29 +#define WPCM450_CLK_SMB0 30 +#define WPCM450_CLK_SMB1 31 + +/* Other clocks */ +#define WPCM450_CLK_USBPHY 32 + +#define WPCM450_NUM_CLKS 33 + +/* Resets based on IPSRST bits */ +#define WPCM450_RESET_FIU 0 +#define WPCM450_RESET_EMC0 6 +#define WPCM450_RESET_EMC1 7 +#define WPCM450_RESET_USB0 8 +#define WPCM450_RESET_USB1 9 +#define WPCM450_RESET_AES_PECI 10 +#define WPCM450_RESET_UART 11 +#define WPCM450_RESET_MC 12 +#define WPCM450_RESET_SMB2 13 +#define WPCM450_RESET_SMB3 14 +#define WPCM450_RESET_SMB4 15 +#define WPCM450_RESET_SMB5 16 +#define WPCM450_RESET_PWM 18 +#define WPCM450_RESET_TIMER 19 +#define WPCM450_RESET_ADC 27 +#define WPCM450_RESET_SDIO 28 +#define WPCM450_RESET_SSPI 29 +#define WPCM450_RESET_SMB0 30 +#define WPCM450_RESET_SMB1 31 + +#define WPCM450_NUM_RESETS 32 + +#endif /* _DT_BINDINGS_CLOCK_NUVOTON_WPCM450_CLK_H */