From patchwork Wed Sep 4 02:04:53 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13789586 Received: from mail-yw1-f181.google.com (mail-yw1-f181.google.com [209.85.128.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 36D2D5579F; Wed, 4 Sep 2024 02:05:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415504; cv=none; b=Q7yjeXa/jHdc+yFc/8O1M1+8nHR5mhSPvllwpLT2X2JcJ4EOnZnN7UEEoTl3Z/11haUD+ct4PrCramIsY/4ny6JkZdDeIW5RvkyckyU9WfCU4hP82EdcRxvOBRC5PzXNEO86nYhMNk5zq46rLk3v7wHjT11XDucf1waM2XGz1Lk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725415504; c=relaxed/simple; bh=jzBiRCDe5IM4gQmhrq0R3Q2D9S7ecF4EEW5Wb9y6AKA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tKQk0vQDQtvRLksKUVzQ5NZp1qjD9SaoK8+kdzUyHFqMVE+1ckfk9BHb272bW8dRPSr0zr0seBkZUbyplJ/bd5Ci1qMdhnJK4WKwDUnRn1OldRkqZrojgflbH9cLFpchcpbr8NHBCmzP8p+WrAtYVIuA+bg0nLRvKNZDg1/VDK8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SJsgN3Q2; arc=none smtp.client-ip=209.85.128.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SJsgN3Q2" Received: by mail-yw1-f181.google.com with SMTP id 00721157ae682-6b6b9867faaso2326907b3.2; Tue, 03 Sep 2024 19:05:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1725415502; x=1726020302; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kHDfQTov94EzUKZo1Y462m0BuConxtwi2Cvmb9zTQXI=; b=SJsgN3Q2DVIpDMjQ7JMjsQsH5kEkpiqrztVpG+OaJYQMj5cjPNkZJ3Y86PxfoQ4Yw8 Pz4fkQrj77xbAnSV0K1ufbCn1YJfugjDUhItHLXuz6QV3bn9mcEmhgDRhm64+XYPPuqJ 7+OIfXV0EtUG1/LGUt3wUqDUL9sDGqQwZtuL+1ytpC+ArVvWtZSNJRgaxfOTc9EjHIs3 ib6QFZk8k64u+MQGFFY0TZqtPI0wmmiitOgHvS3NEi6BuA479yCmBJgvw6OngJZ6qI8E YfKV6Jgu6aBT0pLJOj2mVWKM6qqkOkX+vfiVz6NLg4ah959q9ToCE8GJcQXRj+T4U5Py HZxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1725415502; x=1726020302; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kHDfQTov94EzUKZo1Y462m0BuConxtwi2Cvmb9zTQXI=; b=uxbyZ3esGddIVJ4tTeH9LsUT3LUBZh3pL5YpjorNxXE/m0WYHyhuRuZUqi3UmdxkvU EcJxhCgxAfFDPW8zPEAQmA807a4MenFb8+U37EZrAiF0+wOZkI0Ig7W86/8ylqgwbJaF QUHcEN8L3f/iNTxTV3b+K0MmVjz4sO6AMPBoxGAHt1LR4YD+O0fA8CHzEAC07YSxDWuj 0WpgxXDfX/SmCOeHYVFj9Fs3ddsObg8PGl54hpfpYUApbHDnZIqq1ySzfaf/RhkCah81 8MUFQXZvbf3r89FGJQqedgG/LF55a4BNeZlJqv4E6WnvQQ695QUN+oDkqUTdATpPLs2q AUyQ== X-Forwarded-Encrypted: i=1; AJvYcCVYKYlISGrjj51MFkvDVeh8+ES25AXSazMylFE8fN1rnEJd40D6j2D6jiddzGIVAnXZiVNxQM201C9G@vger.kernel.org, AJvYcCVbWuLkaVS33j++s5YNMGCObFeArnpaQaFsAfFbUJagXho4fPafEoE2cgjyixDdQaxnVYVtAMFUl9Dp@vger.kernel.org, AJvYcCWSjTfTHIuHTXoe/+gzMnOUzX34aM5d3XIgPUPxVNR29AyDXgyTBLfPQ1t1AhThb5Id1EZDvFpnwZieeMJ1NQ==@vger.kernel.org, AJvYcCWUuZSpUSxkWzAW6Y5OBA+rkf3/imHvgCGlQs5GXU/V1pq+qyfn25OyNq+l3EJZE1iqD7VXg3Ni5O/5@vger.kernel.org, AJvYcCXroTOwMhch5jMbQlyDziRLYKf3wVWu0zpFz5Sk5RdYpWSAPtUwXhmtk5WCthjP5t2VmkP5fLdUUSnE0yo=@vger.kernel.org X-Gm-Message-State: AOJu0YzRCI0xIqvF9T4YAtOtVUhzSUOo1ahQdesv1EMsNmEWOFDv5L59 zsiQbh6i1rrC4uuCZf2JGVgbmdvmC4+wavwQvDiRRs3urCAQEKZc X-Google-Smtp-Source: AGHT+IHguEINx3Ozz/3lk07r1+CKg9YiNb6WJT4pHpsU/Gp6RakNv7z0c5egZ5+Agekh04XvFhU3+w== X-Received: by 2002:a05:690c:67c3:b0:698:b11:6a6b with SMTP id 00721157ae682-6db234c7433mr11641467b3.17.1725415502211; Tue, 03 Sep 2024 19:05:02 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::24da]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7a806c255d6sm584860785a.45.2024.09.03.19.05.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Sep 2024 19:05:01 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v4 4/7] dt-bindings: media: camss: Add qcom,sdm670-camss Date: Tue, 3 Sep 2024 22:04:53 -0400 Message-ID: <20240904020448.52035-13-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240904020448.52035-9-mailingradian@gmail.com> References: <20240904020448.52035-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 As found in the Pixel 3a, the Snapdragon 670 has a camera subsystem with 3 CSIDs and 3 VFEs (including 1 VFE lite). Add this camera subsystem to the bindings. Adapted from SC8280XP camera subsystem. Signed-off-by: Richard Acayan Reviewed-by: Krzysztof Kozlowski --- .../bindings/media/qcom,sdm670-camss.yaml | 318 ++++++++++++++++++ 1 file changed, 318 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml diff --git a/Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml b/Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml new file mode 100644 index 000000000000..cc2c811a0aa7 --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml @@ -0,0 +1,318 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/qcom,sdm670-camss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SDM670 Camera Subsystem (CAMSS) + +maintainers: + - Richard Acayan + +description: + The CAMSS IP is a CSI decoder and ISP present on Qualcomm platforms. + +properties: + compatible: + const: qcom,sdm670-camss + + reg: + maxItems: 9 + + reg-names: + items: + - const: csiphy0 + - const: csiphy1 + - const: csiphy2 + - const: vfe0 + - const: csid0 + - const: vfe1 + - const: csid1 + - const: vfe_lite + - const: csid2 + + clocks: + maxItems: 22 + + clock-names: + items: + - const: gcc_camera_ahb + - const: gcc_camera_axi + - const: soc_ahb + - const: camnoc_axi + - const: cpas_ahb + - const: csi0 + - const: csi1 + - const: csi2 + - const: csiphy0 + - const: csiphy0_timer + - const: csiphy1 + - const: csiphy1_timer + - const: csiphy2 + - const: csiphy2_timer + - const: vfe0_axi + - const: vfe0 + - const: vfe0_cphy_rx + - const: vfe1_axi + - const: vfe1 + - const: vfe1_cphy_rx + - const: vfe_lite + - const: vfe_lite_cphy_rx + + interrupts: + maxItems: 9 + + interrupt-names: + items: + - const: csid0 + - const: csid1 + - const: csid2 + - const: csiphy0 + - const: csiphy1 + - const: csiphy2 + - const: vfe0 + - const: vfe1 + - const: vfe_lite + + iommus: + maxItems: 4 + + power-domains: + items: + - description: IFE0 GDSC - Image Front End, Global Distributed Switch Controller. + - description: IFE1 GDSC - Image Front End, Global Distributed Switch Controller. + - description: Titan Top GDSC - Titan ISP Block, Global Distributed Switch Controller. + + power-domain-names: + items: + - const: ife0 + - const: ife1 + - const: top + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + description: + CSI input ports. + + properties: + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data from CSIPHY0. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + maxItems: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + port@1: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data from CSIPHY1. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + maxItems: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + port@2: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data from CSIPHY2. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + maxItems: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + vdda-phy-supply: + description: + Phandle to a regulator supply to PHY core block. + + vdda-pll-supply: + description: + Phandle to 1.8V regulator supply to PHY refclk pll block. + +required: + - reg + - reg-names + - clock-names + - clocks + - compatible + - interrupts + - interrupt-names + - iommus + - power-domains + - power-domain-names + - vdda-phy-supply + - vdda-pll-supply + +additionalProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + camss@ac65000 { + compatible = "qcom,sdm670-camss"; + + reg = <0 0x0ac65000 0 0x1000>, + <0 0x0ac66000 0 0x1000>, + <0 0x0ac67000 0 0x1000>, + <0 0x0acaf000 0 0x4000>, + <0 0x0acb3000 0 0x1000>, + <0 0x0acb6000 0 0x4000>, + <0 0x0acba000 0 0x1000>, + <0 0x0acc4000 0 0x4000>, + <0 0x0acc8000 0 0x1000>; + reg-names = "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "csid0", + "vfe1", + "csid1", + "vfe_lite", + "csid2"; + + interrupts = , + , + , + , + , + , + , + , + ; + interrupt-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "vfe1", + "vfe_lite"; + + clocks = <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_IFE_0_CSID_CLK>, + <&camcc CAM_CC_IFE_1_CSID_CLK>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK>, + <&camcc CAM_CC_CSIPHY0_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY1_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY2_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_AXI_CLK>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_IFE_0_AXI_CLK>, + <&camcc CAM_CC_IFE_0_CLK>, + <&camcc CAM_CC_IFE_0_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_1_AXI_CLK>, + <&camcc CAM_CC_IFE_1_CLK>, + <&camcc CAM_CC_IFE_1_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_LITE_CLK>, + <&camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>; + clock-names = "camnoc_axi", + "cpas_ahb", + "csi0", + "csi1", + "csi2", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "csiphy2", + "csiphy2_timer", + "gcc_camera_ahb", + "gcc_camera_axi", + "soc_ahb", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe_lite", + "vfe_lite_cphy_rx"; + + iommus = <&apps_smmu 0x808 0x0>, + <&apps_smmu 0x810 0x8>, + <&apps_smmu 0xc08 0x0>, + <&apps_smmu 0xc10 0x8>; + + power-domains = <&camcc IFE_0_GDSC>, + <&camcc IFE_1_GDSC>, + <&camcc TITAN_TOP_GDSC>; + power-domain-names = "ife0", + "ife1", + "top"; + + vdda-phy-supply = <&vreg_l1a_1p225>; + vdda-pll-supply = <&vreg_l8a_1p8>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + csiphy_ep0: endpoint { + clock-lanes = <7>; + data-lanes = <0 1 2 3>; + remote-endpoint = <&front_sensor_ep>; + }; + }; + }; + }; + };