diff mbox series

clk:sophgo:clk-cv18xx-pll: fix unitialized u32 variable

Message ID 20241113020233.3646527-1-ragavendra.bn@gmail.com (mailing list archive)
State Under Review
Headers show
Series clk:sophgo:clk-cv18xx-pll: fix unitialized u32 variable | expand

Commit Message

Ragavendra Nov. 13, 2024, 2:02 a.m. UTC
Initializing the val variable of type u32 as it was not initialized.

Fixes: 80fd61ec4612 ("clk: sophgo: Add clock support for CV1800 SoC")
Signed-off-by: Ragavendra Nagraj <ragavendra.bn@gmail.com>
---
 drivers/clk/sophgo/clk-cv18xx-pll.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Comments

Chen Wang Nov. 13, 2024, 11:36 p.m. UTC | #1
Hi, Ragavendra,

This patch should be dropped, right? I see a new patch 
https://lore.kernel.org/linux-clk/20241113184617.3745423-1-ragavendra.bn@gmail.com/ 
should have covered this.

Suggest you reply this patch email and declare the dropping to avoid 
confusion.

On 2024/11/13 10:02, Ragavendra wrote:
> Initializing the val variable of type u32 as it was not initialized.
>
> Fixes: 80fd61ec4612 ("clk: sophgo: Add clock support for CV1800 SoC")
> Signed-off-by: Ragavendra Nagraj <ragavendra.bn@gmail.com>
> ---
>   drivers/clk/sophgo/clk-cv18xx-pll.c | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/sophgo/clk-cv18xx-pll.c b/drivers/clk/sophgo/clk-cv18xx-pll.c
> index 29e24098bf5f..04a0419cab4e 100644
> --- a/drivers/clk/sophgo/clk-cv18xx-pll.c
> +++ b/drivers/clk/sophgo/clk-cv18xx-pll.c
> @@ -87,7 +87,7 @@ static int ipll_find_rate(const struct cv1800_clk_pll_limit *limit,
>   
>   static int ipll_determine_rate(struct clk_hw *hw, struct clk_rate_request *req)
>   {
> -	u32 val;
> +	u32 val = 0;
>   	struct cv1800_clk_pll *pll = hw_to_cv1800_clk_pll(hw);
>   
>   	return ipll_find_rate(pll->pll_limit, req->best_parent_rate,
diff mbox series

Patch

diff --git a/drivers/clk/sophgo/clk-cv18xx-pll.c b/drivers/clk/sophgo/clk-cv18xx-pll.c
index 29e24098bf5f..04a0419cab4e 100644
--- a/drivers/clk/sophgo/clk-cv18xx-pll.c
+++ b/drivers/clk/sophgo/clk-cv18xx-pll.c
@@ -87,7 +87,7 @@  static int ipll_find_rate(const struct cv1800_clk_pll_limit *limit,
 
 static int ipll_determine_rate(struct clk_hw *hw, struct clk_rate_request *req)
 {
-	u32 val;
+	u32 val = 0;
 	struct cv1800_clk_pll *pll = hw_to_cv1800_clk_pll(hw);
 
 	return ipll_find_rate(pll->pll_limit, req->best_parent_rate,