From patchwork Sat Jan 18 12:39:44 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 13944153 Received: from mail-ed1-f54.google.com (mail-ed1-f54.google.com [209.85.208.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 50662188A08 for ; Sat, 18 Jan 2025 12:40:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737204059; cv=none; b=V+jdniCmfMJLvrfXwjqq2BBrjS84M0v9FztAOR6CxhwWLSPblLvJW3Hjpfl2MXMM3KVamdW49+1ekEOvArrxRX+GcHvO/iiScRAvUzwgKI9FBYI5626WGLAvD8kbZcoqWyOS25m0qrsmNxD9yk6dWgAPGoG22a23aDaoOFdm6R4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737204059; c=relaxed/simple; bh=+1wDCnUf6V6waC2u4F0CjceMoJUJQ3m5duPgNX1wMjo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mbZ0BDliX0Q70EK0qbPvXqX+B/j4CcRWm3QKnrd6qFsUBFj6UvNrDGR0nq07CIbNqqpirznKUk9LbTIIvspRRk760mniB3dkB4trgtivXFm2xuSmoD9WeocBCTD3FvUFzn6r6HH7bMuAexVGb3QOq6v+XD1wQs9A3wWBhJ3wF4M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=jEnRrtc1; arc=none smtp.client-ip=209.85.208.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="jEnRrtc1" Received: by mail-ed1-f54.google.com with SMTP id 4fb4d7f45d1cf-5d3f65844deso4860786a12.0 for ; Sat, 18 Jan 2025 04:40:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1737204055; x=1737808855; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=0D3K2ln9Lb+MNQxN4twGUjq+Zn0uEKE9IsRwsBI/jVw=; b=jEnRrtc1fZ16Ss8cvAwRGERn1hlQMPhcUW/QmU1wWDX9FfEK7tuFKe1lDFd5gkgthX cZ/DJdaHF8G2JK2EkV5gUIwXUr3uJaXrsnXXUVtGunmkCGc3YXyHCeNB2ULIO7sbm3LH znrBiiSb2aM7BBZpi+XExlexwddc2EJsY5RcI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737204055; x=1737808855; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0D3K2ln9Lb+MNQxN4twGUjq+Zn0uEKE9IsRwsBI/jVw=; b=tTatMnSaYyMLfWMOiF3Mm8apnCnSAEiU2gEyOcjFo0MviXPvNiHKA3UoDmdwnKKuud NOuNv51vkJHP1CLZxhJt5u8nnZRUrXXuxj3vFYMH7ei5IhQsdbTyD+6urzZzIKXNYwo7 nX4ciE6o8SLkA82a9GvJ4kCocWswkR24fKCrPhw5NfeK4vBSyj91aaMxU/I7XrsLbK+0 WXlalZJph9DDIOJRw8TWdL48i+3uCkKEKNMeVPI5A7sHtbLE/3Wc75xlkgjbgMLnUTti T9dIF/JLwnW8XohjOLYPvRMSchnkatjhx2Ct3cuKEYD6W4WEx5X7FnvWzKK26XdFAz1W dgXg== X-Forwarded-Encrypted: i=1; AJvYcCUin8MHs6FEG3vkwLK7dh/zCdsLxV3zlQv6p1jajw1ir78kwYg1VszjvTZEPvrZZ/7JHlLFKM397cg=@vger.kernel.org X-Gm-Message-State: AOJu0YxClsoNgkp0L3W+09UpHL4z/BBktybjF/7cLKY4I1boE4T8Ia63 VCy6dkbQBCcX5QslpyDda18YVphjw1Xly48oATvzEXNpknTnoVrUWCbpKwfAHhs= X-Gm-Gg: ASbGncuEMRhPdl86ZVuHGZgDOFhiMT2RsfqCGvxe0ZM2zlHuTvjwZA+ApsljP4sN4st D8fRf1Sj/J2BPwEIq8UXoEHEpf2U2NISRZWHfElYo5lJ82FH0td/UMLa0QflJz6hM0yobu3LNF8 dGHRmWO8bnTsIRpPPDEDJdOzjbLkMy4vT9xIX0Y3/ixqEQtekmudizlJhaY4hqbjWWQgQBGgcyJ 9WBoYSTimWB9x0fhy6GA3mRJrBarv9mkUUPuIo0nrFGrjANZoTmb/Y20U5WRPpnbev2m99pE2K2 tUJHuMVNZOyM2qeH0UA0owsI+9xK6dXfLNmtKg5KBZJhqIpXpkfG+I2ZXZJsAYFI4Jx1As9UMCU rQDWtl7coLMGp3XI3gaTRY61cG5I4svvKa0yj X-Google-Smtp-Source: AGHT+IFVLDpIcKBwO+dD+xXnPSPpQI/dJgVuL3F3TbrvT19fgtmNV4YfFeh1dKsUSaBkkFqT0HPP/w== X-Received: by 2002:a17:907:72ce:b0:aa6:7df0:b17a with SMTP id a640c23a62f3a-ab38b29b08dmr748505466b.34.1737204055561; Sat, 18 Jan 2025 04:40:55 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-30-28-209.retail.telecomitalia.it. [79.30.28.209]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab384fcd73dsm332562366b.178.2025.01.18.04.40.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 18 Jan 2025 04:40:55 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v9 01/23] dt-bindings: clock: imx8mm: add VIDEO_PLL clocks Date: Sat, 18 Jan 2025 13:39:44 +0100 Message-ID: <20250118124044.157308-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com> References: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MM_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MM_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- (no changes since v6) Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mm-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 1f768b2eeb1a..102d8a6cdb55 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -16,7 +16,8 @@ #define IMX8MM_CLK_EXT4 7 #define IMX8MM_AUDIO_PLL1_REF_SEL 8 #define IMX8MM_AUDIO_PLL2_REF_SEL 9 -#define IMX8MM_VIDEO_PLL1_REF_SEL 10 +#define IMX8MM_VIDEO_PLL_REF_SEL 10 +#define IMX8MM_VIDEO_PLL1_REF_SEL IMX8MM_VIDEO_PLL_REF_SEL #define IMX8MM_DRAM_PLL_REF_SEL 11 #define IMX8MM_GPU_PLL_REF_SEL 12 #define IMX8MM_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MM_SYS_PLL3_REF_SEL 17 #define IMX8MM_AUDIO_PLL1 18 #define IMX8MM_AUDIO_PLL2 19 -#define IMX8MM_VIDEO_PLL1 20 +#define IMX8MM_VIDEO_PLL 20 +#define IMX8MM_VIDEO_PLL1 IMX8MM_VIDEO_PLL #define IMX8MM_DRAM_PLL 21 #define IMX8MM_GPU_PLL 22 #define IMX8MM_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MM_SYS_PLL3 27 #define IMX8MM_AUDIO_PLL1_BYPASS 28 #define IMX8MM_AUDIO_PLL2_BYPASS 29 -#define IMX8MM_VIDEO_PLL1_BYPASS 30 +#define IMX8MM_VIDEO_PLL_BYPASS 30 +#define IMX8MM_VIDEO_PLL1_BYPASS IMX8MM_VIDEO_PLL_BYPASS #define IMX8MM_DRAM_PLL_BYPASS 31 #define IMX8MM_GPU_PLL_BYPASS 32 #define IMX8MM_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MM_SYS_PLL3_BYPASS 37 #define IMX8MM_AUDIO_PLL1_OUT 38 #define IMX8MM_AUDIO_PLL2_OUT 39 -#define IMX8MM_VIDEO_PLL1_OUT 40 +#define IMX8MM_VIDEO_PLL_OUT 40 +#define IMX8MM_VIDEO_PLL1_OUT IMX8MM_VIDEO_PLL_OUT #define IMX8MM_DRAM_PLL_OUT 41 #define IMX8MM_GPU_PLL_OUT 42 #define IMX8MM_VPU_PLL_OUT 43