From patchwork Thu Mar 6 11:27:59 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 14004289 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 518AE20E6E7 for ; Thu, 6 Mar 2025 11:30:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741260650; cv=none; b=gyU4vZ4fBWFi1xR/WTewJPRmdOw5uXFlayXElng19+zDgpQC/yCjKvklvdndoQzdl+6UYqDWwOmkamjNxT6xTA23Z/nWvU2xAlSm9RqtpHoFZqStZ9OB0AFRRMHnZPwdfWZMhuxwJmE+BCUx8Wk9KcFEIjHWjfcnEbPvsRU7un8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741260650; c=relaxed/simple; bh=2cbL/UoMZsHKenEkqVA3bsu+mxjHyTBuUjF0+bypM38=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DjZIpyLkJ/oBUyVBbGanf8OLemhnsLLHK/AKjwkHXLleEiCMgMiyXbOrxmdB7zlt2XSddA9qye1CAxXPetQhersfMkyZdz6/Byld/cx97t/yp3e9IiCsugzoSXErXrpnEYrYCD0xAhYGWOe0y9OuP6RFyN8Y62lPQb7Ys5jVUJM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=pSVkit05; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="pSVkit05" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-43bc4b16135so3063345e9.1 for ; Thu, 06 Mar 2025 03:30:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1741260646; x=1741865446; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gDZuiTdlw8039p8GoLYv+uw7eDAfVUu6FSj2o7a4bY0=; b=pSVkit05K3ngkzJiJ/bWf1/Bu8yCXWIievGvW90zo9c6f4Rt/HsJwcsRsZg0dyWYAD Qq+gPNz66iQXOxW6/rhzDpW0Fd2OKLu2TAZCSS8ojNycRfccdGNKbf2CUSnY5Msg/L9M J+VWxyNpV1cDYdYsHuWje2grUQI+IsqXcBPqQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1741260646; x=1741865446; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gDZuiTdlw8039p8GoLYv+uw7eDAfVUu6FSj2o7a4bY0=; b=I9fNLpOuhEKtQanQj2mcJ3IqX20MbT/S2WDmghWkLRtxX8fGRCeIfs6Q8NEW+a2p5q Kia2nGGcLzWjF1B6VbiemrkfPYpXixuLer56pQ9NDom/yY7Bu8RpkwzM9jwx51ROe7JJ lKgnYgbPimeoKFl6OPZH7D8W72wRaVg00ysiEgGkF2VocEsoFGwMPrQyq7SCqSelplDf g5TvPy6Pg+Y589qvx3rVZfkkOnmrHWtS6TWOnqKt43kFV6QqIPLwrfsegfPyER4Z1g07 o3KD1sRwHRvZUWuMZsClGmSoTMAyD68vb6iVSF/p+Vs16eVf/UNpQ2qkWz1B0Vs3ct52 oSxA== X-Forwarded-Encrypted: i=1; AJvYcCWEtuM0P6F3wANK56EaMe4txLrOug+Uj6SHQL04T8er9qQMXcdiuI36Y9+corS0fmbc4ITG4HSRMI4=@vger.kernel.org X-Gm-Message-State: AOJu0YwwM2GKMKbZBDPoyGtoW/loq4CGTFM+/3vyLajcICPUimKg1m2z H+oVyQ8iJHX8CyS9pj49OHUgFpNgI596BkilXodlzH96TGUSEZfUryQX/n+UJqE= X-Gm-Gg: ASbGncs0s+EX2tL7k8UWznONmYvYhrbmYgbAq2OgWwXbM5crsgQMSt7Q6t446mEXsI3 m6hIofIHrhujZtvpj56xBhyO60IABvFUUIy7LQrUfiae1MaYU8VPBARi+K2KSC6k2QOQxBun4sp HkO2DlE2cS3c6ULdLvWBrkxLAHxQeta4Ak2Oz+TsWu7Z/YFl/nFLVEd+ORmQEzooQM+1vTFzpJA rWIpkijKFSmBVdQPJcQvvMp6moJkJOIoZJtwdnJg7bHVC0f2L5ZliwQBMwWJAKPztA7uKf4y6Bz IthBRT/XghoZ0UrmE0GH/ej58r+wQMv+SmdM/BxS3RfT0U0d3BHzoCs4E0df6HJ8nvkHeBPKHJf sFFn3gg== X-Google-Smtp-Source: AGHT+IH78TpklUwBDK3WnRiDd3pPrpHVptMGkVV2plYHJnbyxlkTLYCF4Q+vemKiKROYa/bzJLhC9A== X-Received: by 2002:a05:600c:5117:b0:439:a6db:1824 with SMTP id 5b1f17b1804b1-43bd29d6c7fmr66278975e9.16.1741260646580; Thu, 06 Mar 2025 03:30:46 -0800 (PST) Received: from localhost.localdomain ([2001:b07:6474:ebbf:4703:aa8c:6eab:8161]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3912bfb79b9sm1749650f8f.3.2025.03.06.03.30.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Mar 2025 03:30:46 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Stephen Boyd , Peng Fan , Abel Vesa , linux-amarula@amarulasolutions.com, Dario Binacchi , Fabio Estevam , Michael Turquette , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v10 10/18] clk: imx: add hw API imx_anatop_get_clk_hw Date: Thu, 6 Mar 2025 12:27:59 +0100 Message-ID: <20250306112959.242131-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250306112959.242131-1-dario.binacchi@amarulasolutions.com> References: <20250306112959.242131-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Get the hw of a clock registered by the anatop module. This function is preparatory for future developments. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- (no changes since v9) Changes in v9: - Add 'Reviewed-by' tag of Peng Fan Changes in v7: - Add device_node type parameter to imx8m_anatop_get_clk_hw() - Rename imx8m_anatop_get_clk_hw() to imx_anatop_get_clk_hw() - Drop the gaurding macros so the code can be used also by i.MX9 Changes in v5: - Consider CONFIG_CLK_IMX8M{M,N,P,Q}_MODULE to fix compilation errors Changes in v4: - New drivers/clk/imx/clk.c | 15 +++++++++++++++ drivers/clk/imx/clk.h | 2 ++ 2 files changed, 17 insertions(+) diff --git a/drivers/clk/imx/clk.c b/drivers/clk/imx/clk.c index df83bd939492..a906d3cd960b 100644 --- a/drivers/clk/imx/clk.c +++ b/drivers/clk/imx/clk.c @@ -128,6 +128,21 @@ struct clk_hw *imx_get_clk_hw_by_name(struct device_node *np, const char *name) } EXPORT_SYMBOL_GPL(imx_get_clk_hw_by_name); +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id) +{ + struct of_phandle_args args; + struct clk_hw *hw; + + args.np = np; + args.args_count = 1; + args.args[0] = id; + + hw = __clk_get_hw(of_clk_get_from_provider(&args)); + pr_debug("%s: got clk: %s\n", __func__, clk_hw_get_name(hw)); + return hw; +} +EXPORT_SYMBOL_GPL(imx_anatop_get_clk_hw); + /* * This fixups the register CCM_CSCMR1 write value. * The write/read/divider values of the aclk_podf field diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index aa5202f284f3..50e407cf48d9 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -487,4 +487,6 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, u32 reg, const char **parent_names, u8 num_parents, const u32 *mux_table, u32 mask); +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id); + #endif