mbox series

[0/6] crypto: inside-secure - Add supp. for non-Marvell HW

Message ID 1567780313-1579-1-git-send-email-pvanleeuwen@verimatrix.com (mailing list archive)
Headers show
Series crypto: inside-secure - Add supp. for non-Marvell HW | expand

Message

Pascal van Leeuwen Sept. 6, 2019, 2:31 p.m. UTC
This patchset adds support for non-Marvell hardware, probing the HW
configuration directly from the HW itself instead of making assumptions
based on specific Marvell instances and applying appropriate settings.
This should get most EIP97/EIP197 instances out there up and running,
albeit not always with optimal settings yet.

Still to be done:
- support for EIP197 HW with 256 bit internal bus width
- optimize settings for newer versions of the HW

This was tested with both the Macchiatobin board, "similar to Marvell"
HW on the Xilinx VCU118 devboard and a eip197c-iesb HW3.1 on the Xilinx 
VCU118 devboard.

Pascal van Leeuwen (6):
  crypto: inside-secure - Add EIP97/EIP197 and endianness detection
  crypto: inside-secure: Corrected configuration of EIP96_TOKEN_CTRL
  crypto: inside-secure - Enable extended algorithms on newer HW
  crypto: inside-secure - Base CD fetchcount on actual CD FIFO size
  crypto: inside-secure - Base RD fetchcount on actual RD FIFO size
  crypto: inside-secure - Probe transform record cache RAM sizes

 drivers/crypto/inside-secure/safexcel.c | 459 ++++++++++++++++++++++++--------
 drivers/crypto/inside-secure/safexcel.h |  78 ++++--
 2 files changed, 418 insertions(+), 119 deletions(-)

Comments

Herbert Xu Sept. 13, 2019, 11:29 a.m. UTC | #1
On Fri, Sep 06, 2019 at 04:31:47PM +0200, Pascal van Leeuwen wrote:
> This patchset adds support for non-Marvell hardware, probing the HW
> configuration directly from the HW itself instead of making assumptions
> based on specific Marvell instances and applying appropriate settings.
> This should get most EIP97/EIP197 instances out there up and running,
> albeit not always with optimal settings yet.
> 
> Still to be done:
> - support for EIP197 HW with 256 bit internal bus width
> - optimize settings for newer versions of the HW
> 
> This was tested with both the Macchiatobin board, "similar to Marvell"
> HW on the Xilinx VCU118 devboard and a eip197c-iesb HW3.1 on the Xilinx 
> VCU118 devboard.
> 
> Pascal van Leeuwen (6):
>   crypto: inside-secure - Add EIP97/EIP197 and endianness detection
>   crypto: inside-secure: Corrected configuration of EIP96_TOKEN_CTRL
>   crypto: inside-secure - Enable extended algorithms on newer HW
>   crypto: inside-secure - Base CD fetchcount on actual CD FIFO size
>   crypto: inside-secure - Base RD fetchcount on actual RD FIFO size
>   crypto: inside-secure - Probe transform record cache RAM sizes
> 
>  drivers/crypto/inside-secure/safexcel.c | 459 ++++++++++++++++++++++++--------
>  drivers/crypto/inside-secure/safexcel.h |  78 ++++--
>  2 files changed, 418 insertions(+), 119 deletions(-)

All applied.  Thanks.