From patchwork Fri Nov 22 13:20:44 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yuvaraj Ranganathan X-Patchwork-Id: 13883183 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C3961DF971; Fri, 22 Nov 2024 13:26:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732281980; cv=none; b=Bn+VhUbpOsRdUPmudBKt+6nquOT/raP0LXjKl8AjkgpHtl76fh2Da22pUN9KRj1BqlYXBTnmQFoM0ExzZ+CSEJeW4Ari17Bv4BnCXfeMC4TG+WMG06yxH1zK04bisVqma7AwdXN4rK8J8P7WasWCkBcBwYzn4YBn7Ab0oUF6XxM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732281980; c=relaxed/simple; bh=QyQpU3v2i4Wx+t1lMIJrMLh6qMFSJ2MmenfhJ5qKN/Q=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=sY1B56qRGiMseTo3Rup1YpchO7R3Y9Y1o7nKIKWh6IANYR9zdKcJyOaaUnQpzL6cwOlFPie3jg8uf+0hp7Q/XzjFNjeeTAuyjUbIbmx5fPegLaAl5VH/mhHjYVLyi9nXbYatNZK6j1zIngQKWAmgf7/uNgOtHyXeHh2AWSKAAp4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=hyyDs7VD; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="hyyDs7VD" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4AM7uB1Z003174; Fri, 22 Nov 2024 13:21:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 4Spm12T3+iyL9V+fUOJjPYMB1f/sJh6ro0SfFok+CfM=; b=hyyDs7VDDcQKY+AA hBL91OdCmZIY/XhWtPZGZc0GfBwabxx64/+NWZr/reg5ROZkdjr2iJCIJJgO3GS1 V3tsoEaUh3+fLzSVioRZBe8nEY27Cf/o/6vWnB3Bpgm0bCR6yQFoiUnLH3dmRS5k Fk8f/MZCqSldjmYjs88qotUQUNQiGcxft9DuoQG/xt7H9Q3GZn9qoLK9bBcyi2h7 GH1rHXL9UarLZ2imkWbvzRZfhrUyFkUu6lvrjuTkhlig/FwsstVeZ/z/U23HHC93 9mjsUlBQy3ZVNBJ9QekD6S9mA9cC3s2pVdxNDImZ1wRXvpeYKeXFj15taSjqP3ZI BrsuIQ== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 432p0d8ue7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 22 Nov 2024 13:21:09 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4AMDL8KF025010 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 22 Nov 2024 13:21:08 GMT Received: from hu-yrangana-hyd.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 22 Nov 2024 05:21:04 -0800 From: Yuvaraj Ranganathan To: Herbert Xu , "David S. Miller" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio CC: , , , , , Konrad Dybcio Subject: [PATCH V2 2/2] arm64: dts: qcom: qcs8300: enable the inline crypto engine Date: Fri, 22 Nov 2024 18:50:44 +0530 Message-ID: <20241122132044.30024-3-quic_yrangana@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241122132044.30024-1-quic_yrangana@quicinc.com> References: <20241122132044.30024-1-quic_yrangana@quicinc.com> Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: SesfVmFuL0qbzlpUvKnS8PEA9biqWBfU X-Proofpoint-GUID: SesfVmFuL0qbzlpUvKnS8PEA9biqWBfU X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 mlxscore=0 clxscore=1015 lowpriorityscore=0 impostorscore=0 mlxlogscore=901 suspectscore=0 spamscore=0 phishscore=0 bulkscore=0 adultscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411220112 Add an ICE node to qcs8300 SoC description and enable it by adding a phandle to the UFS node. Reviewed-by: Konrad Dybcio Signed-off-by: Yuvaraj Ranganathan --- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qcom/qcs8300.dtsi index 2c35f96c3f28..ab91c3b7bba6 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi @@ -685,6 +685,7 @@ &mc_virt SLAVE_EBI1 0>, <0 0>, <0 0>, <0 0>; + qcom,ice = <&ice>; status = "disabled"; }; @@ -710,6 +711,13 @@ ufs_mem_phy: phy@1d87000 { status = "disabled"; }; + ice: crypto@1d88000 { + compatible = "qcom,qcs8300-inline-crypto-engine", + "qcom,inline-crypto-engine"; + reg = <0x0 0x01d88000 0x0 0x18000>; + clocks = <&gcc GCC_UFS_PHY_ICE_CORE_CLK>; + }; + tcsr_mutex: hwlock@1f40000 { compatible = "qcom,tcsr-mutex"; reg = <0x0 0x01f40000 0x0 0x20000>;