From patchwork Wed Mar 19 15:06:56 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zixun LI X-Patchwork-Id: 14022759 X-Patchwork-Delegate: herbert@gondor.apana.org.au Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B54411B4F15 for ; Wed, 19 Mar 2025 15:07:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742396832; cv=none; b=Jzit/XfAlOiYjQBK+rF4VYeDmFmnA1Yd4YzvuynXhjF/6HoVRvlDwpwJvamFxxWIpxytmuuf24RFMscIkd5kBWYDFXx3F08ctMFnBnNO0wEOOxdEIrAmv3mMqj96gmx4+5zn8q3B2Hg9IHHroMTlQYknK8ELWVfxAKXH29h0f6o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742396832; c=relaxed/simple; bh=1eZHquLTepqy42xh0mfP0tdtkd1zv4tldeAHj1pBwyc=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=p8XvAzNhemN278HrE5jTTK1Ef7nwMtlZV3aCZiPqJSKoG+u4ozJI1XllAz1zezuQl6YXVvMH2tddwesXunZU45srwTHf7PLIeNuNZnqGpLAzVK0RC2xCauHdKSPrby3ImlGRCyA/nQKVRVVS0p5m+13uHAW3ON8vZNkOf1f10e4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=hifiphile.com; spf=none smtp.mailfrom=hifiphile.com; dkim=pass (2048-bit key) header.d=hifiphile-com.20230601.gappssmtp.com header.i=@hifiphile-com.20230601.gappssmtp.com header.b=fqYYj4hy; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=hifiphile.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=hifiphile.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=hifiphile-com.20230601.gappssmtp.com header.i=@hifiphile-com.20230601.gappssmtp.com header.b="fqYYj4hy" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-39141ffa9fcso6070282f8f.0 for ; Wed, 19 Mar 2025 08:07:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=hifiphile-com.20230601.gappssmtp.com; s=20230601; t=1742396828; x=1743001628; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=zNv4YENHPmtSPb1F94zL2vQ71swaDzySWvLHzeXUzS4=; b=fqYYj4hyfN+07nOSw7m2RfVCS70WVtGZy7hwnwMxSZ2TarYTxSuKWZwkfIqatVCn07 n9zGPI0+iP+KGyURCwCXbw/kHO6VNUiD2BANUMXqNwFbDUYIZLcdJWbFxY788OkSYG8Z QmJgx5OQNF2yW3ixU6nVEzY61VW7w3o0c98dBZ/5cEe8Fgu3yIzp+UbSqhnC6PEBRd/1 poMjg7Az5VjnNtKwXvt4VO1cnRQU1Y/0PyCqteucHYJse/qj+/axZJ2eEbEfnOYHQO3K vYslelwG6QhF0cZfDlvVJKRkLXYShnc4KnkuTt9OU5CmT6AAEe1YS0ZG38yJPRZ1tBFc 9U6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742396828; x=1743001628; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=zNv4YENHPmtSPb1F94zL2vQ71swaDzySWvLHzeXUzS4=; b=gAH6SrL+8SCuweVlYa2dcM1RLcfCFxKEeuRGeB3Ps9mkjzr/QJhlWWIR8WrtTpEElU grvqC2eedqkfx49HM2KL51+If9sgZbTEOO4WfxlMAdi+1SNDVb2HvePCu5Lc5aVTIrXY Tlzdw+mfrJd09xkGVF9bPrij+rojL2Q63GwpdaRw1+WlTH4tlY3X2mwUODmO3se1MRt7 vyuJF83s3LpITmUo2mXip41BjSqojIKULWDyh/MSfbTCCdS5Mz1W3UrzLYtpmgCCeu9a sn8DI6q7tysSM2j1q7oY4bMBpOyEVc6DN/ZXHWtTQq0GDgQ6dz+tu6hVSCS5XeCVFVE+ Xtug== X-Forwarded-Encrypted: i=1; AJvYcCVjDS1l2n8Kg4Zd9703XsNncJWo4VPgrYv8RPwuF7PoYo1z0NePCeMH30vq1nD7QDtf8K5AhhpPL0kaWEk=@vger.kernel.org X-Gm-Message-State: AOJu0YzMYajADcg1OZq14gHpGllWlUSj/lROyItI95nR5i1AfcMZdGsk /Kg9KoPgNXbsmasTvc5aIxNJevJshzg7SdW7NkU/WCagW0H38xCPzyFrOp4UXiILHMmgveq/Dg9 Qi2fM1Q== X-Gm-Gg: ASbGncvQeIgm0qMk0L0DEB0FYLoVcqo1UDbzElMdsNXbCiGPpIHuSJUHDr54Hi1cldO zyul/b5gf3OhqQEDOo6ZHK5YL0hRF9SI8aMe4tJ9CAF9vcCWCVewMVpuq3P75CN6PCVeKvFWVqy P9f7g3hQjvv3HGRShjlx6WPPYqMubG++V4Cyb12hYBNLCUkrRC2Lak8kynjvEiMz2A6vgeTMGJV XkwZN7whXX8X2T2awFwM+13u6tK6J1sbKQ0m4Pd04usxuHLre9UjbZDHhLPvrizE2GMIBUZo2OM kFkz/bw3C7KeB74re36e8tGYCtyEXOtUWWuE4NFN3I1GfA== X-Google-Smtp-Source: AGHT+IG1T0wpdC2jhhxGsViaMerXWFKA7E61APRJ0hjnELjvuOcDSh7XS5SLOgX4CwPT1xf8fTb5ZQ== X-Received: by 2002:a5d:47c9:0:b0:391:2a9a:478c with SMTP id ffacd0b85a97d-399739c81bfmr2840201f8f.23.1742396827667; Wed, 19 Mar 2025 08:07:07 -0700 (PDT) Received: from localhost.localdomain ([78.199.60.143]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-395c7df33aasm20875247f8f.2.2025.03.19.08.07.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Mar 2025 08:07:07 -0700 (PDT) From: Zixun LI X-Google-Original-From: Zixun LI To: Herbert Xu , "David S. Miller" , Nicolas Ferre , Alexandre Belloni , Claudiu Beznea Cc: Zixun LI , linux-crypto@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH] crypto: atmel - add CRYPTO_ALG_KERN_DRIVER_ONLY flag to atmel-aes, atmel-sha, atmel-tdes drivers Date: Wed, 19 Mar 2025 16:06:56 +0100 Message-ID: <20250319150657.2698916-1-zli@ogga.fr> X-Mailer: git-send-email 2.48.1 Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Zixun LI This patch introduces the CRYPTO_ALG_KERN_DRIVER_ONLY flag to the atmel-aes, atmel-sha, and atmel-tdes drivers. This flag is set for hardware accelerated ciphers accessible through a kernel driver only, which is the case of these drivers. Signed-off-by: Zixun LI --- drivers/crypto/atmel-aes.c | 5 +++-- drivers/crypto/atmel-sha.c | 6 ++++-- drivers/crypto/atmel-tdes.c | 3 ++- 3 files changed, 9 insertions(+), 5 deletions(-) diff --git a/drivers/crypto/atmel-aes.c b/drivers/crypto/atmel-aes.c index 90dcae7049b7..8a6ee5ac9956 100644 --- a/drivers/crypto/atmel-aes.c +++ b/drivers/crypto/atmel-aes.c @@ -1948,7 +1948,8 @@ static struct skcipher_alg aes_xts_alg = { .base.cra_driver_name = "atmel-xts-aes", .base.cra_blocksize = AES_BLOCK_SIZE, .base.cra_ctxsize = sizeof(struct atmel_aes_xts_ctx), - .base.cra_flags = CRYPTO_ALG_NEED_FALLBACK, + .base.cra_flags = CRYPTO_ALG_NEED_FALLBACK | + CRYPTO_ALG_KERN_DRIVER_ONLY, .min_keysize = 2 * AES_MIN_KEY_SIZE, .max_keysize = 2 * AES_MAX_KEY_SIZE, @@ -2471,7 +2472,7 @@ static void atmel_aes_unregister_algs(struct atmel_aes_dev *dd) static void atmel_aes_crypto_alg_init(struct crypto_alg *alg) { - alg->cra_flags |= CRYPTO_ALG_ASYNC; + alg->cra_flags |= CRYPTO_ALG_ASYNC | CRYPTO_ALG_KERN_DRIVER_ONLY; alg->cra_alignmask = 0xf; alg->cra_priority = ATMEL_AES_PRIORITY; alg->cra_module = THIS_MODULE; diff --git a/drivers/crypto/atmel-sha.c b/drivers/crypto/atmel-sha.c index 3622120add62..40f6ed5b20ee 100644 --- a/drivers/crypto/atmel-sha.c +++ b/drivers/crypto/atmel-sha.c @@ -1254,7 +1254,8 @@ static int atmel_sha_cra_init(struct crypto_tfm *tfm) static void atmel_sha_alg_init(struct ahash_alg *alg) { alg->halg.base.cra_priority = ATMEL_SHA_PRIORITY; - alg->halg.base.cra_flags = CRYPTO_ALG_ASYNC; + alg->halg.base.cra_flags = CRYPTO_ALG_ASYNC | + CRYPTO_ALG_KERN_DRIVER_ONLY; alg->halg.base.cra_ctxsize = sizeof(struct atmel_sha_ctx); alg->halg.base.cra_module = THIS_MODULE; alg->halg.base.cra_init = atmel_sha_cra_init; @@ -2043,7 +2044,8 @@ static void atmel_sha_hmac_cra_exit(struct crypto_tfm *tfm) static void atmel_sha_hmac_alg_init(struct ahash_alg *alg) { alg->halg.base.cra_priority = ATMEL_SHA_PRIORITY; - alg->halg.base.cra_flags = CRYPTO_ALG_ASYNC; + alg->halg.base.cra_flags = CRYPTO_ALG_ASYNC | + CRYPTO_ALG_KERN_DRIVER_ONLY; alg->halg.base.cra_ctxsize = sizeof(struct atmel_sha_hmac_ctx); alg->halg.base.cra_module = THIS_MODULE; alg->halg.base.cra_init = atmel_sha_hmac_cra_init; diff --git a/drivers/crypto/atmel-tdes.c b/drivers/crypto/atmel-tdes.c index 099b32a10dd7..3a6a890172cd 100644 --- a/drivers/crypto/atmel-tdes.c +++ b/drivers/crypto/atmel-tdes.c @@ -898,7 +898,8 @@ static int atmel_tdes_init_tfm(struct crypto_skcipher *tfm) static void atmel_tdes_skcipher_alg_init(struct skcipher_alg *alg) { alg->base.cra_priority = ATMEL_TDES_PRIORITY; - alg->base.cra_flags = CRYPTO_ALG_ASYNC; + alg->base.cra_flags = CRYPTO_ALG_ASYNC | + CRYPTO_ALG_KERN_DRIVER_ONLY; alg->base.cra_ctxsize = sizeof(struct atmel_tdes_ctx); alg->base.cra_module = THIS_MODULE;