[01/12] ARM: dts: bcm6878: Correct UART0 IRQ number

Message ID	20250328-bcmbca-peripherals-arm-v1-1-e4e515dc9b8c@linaro.org (mailing list archive)
State	New
Headers	show Received: from mail-lf1-f44.google.com (mail-lf1-f44.google.com [209.85.167.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C43E6211A33 for <linux-crypto@vger.kernel.org>; Fri, 28 Mar 2025 07:44:06 +0000 (UTC) From: Linus Walleij <linus.walleij@linaro.org> Date: Fri, 28 Mar 2025 08:43:51 +0100 Subject: [PATCH 01/12] ARM: dts: bcm6878: Correct UART0 IRQ number Precedence: bulk MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20250328-bcmbca-peripherals-arm-v1-1-e4e515dc9b8c@linaro.org> References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org> To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, William Zhang <william.zhang@broadcom.com>, Anand Gore <anand.gore@broadcom.com>, Kursad Oney <kursad.oney@broadcom.com>, Florian Fainelli <florian.fainelli@broadcom.com>, =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= <rafal@milecki.pl>, Broadcom internal kernel review list <bcm-kernel-feedback-list@broadcom.com>, Olivia Mackall <olivia@selenic.com>, Ray Jui <rjui@broadcom.com>, Scott Branden <sbranden@broadcom.com>, Florian Fainelli <f.fainelli@gmail.com> Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij <linus.walleij@linaro.org>
Series	ARM: bcm: Add some BCMBCA peripherals \| expand [00/12] ARM: bcm: Add some BCMBCA peripherals [01/12] ARM: dts: bcm6878: Correct UART0 IRQ number [02/12] dt-bindings: rng: r200: Add interrupt property [03/12] ARM: dts: bcm6846: Add interrupt to RNG [04/12] ARM: dts: bcm6855: Add BCMBCA peripherals [05/12] ARM: dts: bcm6878: Add BCMBCA peripherals [06/12] ARM: dts: bcm63138: Add BCMBCA peripherals [07/12] ARM: dts: bcm63148: Add BCMBCA peripherals [08/12] ARM: dts: bcm63178: Add BCMBCA peripherals [09/12] ARM64: dts: bcm4908: Add BCMBCA peripherals [10/12] ARM64: dts: bcm6856: Add BCMBCA peripherals [11/12] ARM64: dts: bcm6858: Add BCMBCA peripherals [12/12] ARM64: dts: bcm63158: Add BCMBCA peripherals

Message ID

20250328-bcmbca-peripherals-arm-v1-1-e4e515dc9b8c@linaro.org (mailing list archive)

State

New

Headers

From: Linus Walleij <linus.walleij@linaro.org>
Date: Fri, 28 Mar 2025 08:43:51 +0100
Subject: [PATCH 01/12] ARM: dts: bcm6878: Correct UART0 IRQ number
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20250328-bcmbca-peripherals-arm-v1-1-e4e515dc9b8c@linaro.org>
References: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org>
In-Reply-To: <20250328-bcmbca-peripherals-arm-v1-0-e4e515dc9b8c@linaro.org>
To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,
  Conor Dooley <conor+dt@kernel.org>,
  William Zhang <william.zhang@broadcom.com>,
  Anand Gore <anand.gore@broadcom.com>,
  Kursad Oney <kursad.oney@broadcom.com>,
  Florian Fainelli <florian.fainelli@broadcom.com>, =?utf-8?b?UmFmYcWCIE1p?=
	=?utf-8?b?xYJlY2tp?= <rafal@milecki.pl>,
  Broadcom internal kernel review list
 <bcm-kernel-feedback-list@broadcom.com>,
  Olivia Mackall <olivia@selenic.com>, Ray Jui <rjui@broadcom.com>,
  Scott Branden <sbranden@broadcom.com>,
  Florian Fainelli <f.fainelli@gmail.com>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
 linux-crypto@vger.kernel.org, Linus Walleij <linus.walleij@linaro.org>

Series

ARM: bcm: Add some BCMBCA peripherals | expand

Commit Message

Linus Walleij March 28, 2025, 7:43 a.m. UTC

According to the vendor file 6878_intr.h the UART0 has IRQ
28, not 32.

Assuming this is a copy-and-paste error.

Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
---
 arch/arm/boot/dts/broadcom/bcm6878.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/broadcom/bcm6878.dtsi b/arch/arm/boot/dts/broadcom/bcm6878.dtsi
index 70cf23a65fdb5ac7ed9eabc986f4ebb4df263c43..cf378970db08c05c40564a38931417a7be759532 100644
--- a/arch/arm/boot/dts/broadcom/bcm6878.dtsi
+++ b/arch/arm/boot/dts/broadcom/bcm6878.dtsi
@@ -137,7 +137,7 @@  nandcs: nand@0 {
 		uart0: serial@12000 {
 			compatible = "arm,pl011", "arm,primecell";
 			reg = <0x12000 0x1000>;
-			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&uart_clk>, <&uart_clk>;
 			clock-names = "uartclk", "apb_pclk";
 			status = "disabled";

[01/12] ARM: dts: bcm6878: Correct UART0 IRQ number

Commit Message

Patch