Message ID | 20250415-wip-mca-updates-v3-17-8ffd9eb4aa56@amd.com (mailing list archive) |
---|---|
State | New |
Headers | show
Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2076.outbound.protection.outlook.com [40.107.244.76]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D872E2BCF76; Tue, 15 Apr 2025 14:55:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.244.76 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744728926; cv=fail; b=Rls2PmGcwUCbrTXtBvCsZ9g7h3vBqFrkNBrzq1Md2gnqRG+mCp5dFqmLT6D8ZkCXBB4zcJJWo/bpBPWFH4M7jiMHmmTjyZ3MrLXLd9L12pfsdSkfNp+0hmdq8mt8DfNQFzWpNS+kDmKR5IZkkcolakgPHMT5BzWHVkYmt/A/Zmg= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744728926; c=relaxed/simple; bh=HH+HieUGphtXOKMxLaDvnZM6uV9tZ9+zsJgOjgAwT1A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=CSUW3KcE3dYjlZfs1OF16ZZuW8MAUq6R7Zg4hAojeJHGh03xZQnmZYQwok8v18XQwZxI4YzlHyldC9TBJfGXAIU9LhwFv2eGOx9SLw88o+LR3lEiEJT3Mr363up7FEkNlCLs8M2GJyk0kTSspgOmaMJV5HSWEbm+XvTtkp2171E= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=amd.com; spf=fail smtp.mailfrom=amd.com; dkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com header.b=2wXvromW; arc=fail smtp.client-ip=40.107.244.76 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=amd.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com header.b="2wXvromW" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=LPeAt2MA8CBdDLT87Vud97tK+XXMSPRlJyFmpq8Mr2su1n4lNu2vuG8XCWcm6nBwDlzZUN3eOEet7VE9rvCDg/UwnN0hT+TZ9q3NrNEkzpwUNM5TT1653ILkpZz/DuGucFTaPeVdLF2WoVZwnVZpDT306eADjovpH+IxVTAJPXE+Vq9bK9e+qUYjuR/o/PqRJcYjy0ih57cxlatmA2arRDkz2rptBKpq86KUfWpFrmbBLzz2TMpFGdhXWetBkqPrnYduDf/y8FczteflzVjbO5hh+TqXifkSYbHybexiyhbpqAvzpr6zfCzLOkIpf6bXGp8VGRK7I1dadL9MCi1M6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=+6RdGLIc5gGkKXVgXueNVPgAJrV0DH9s7oAtFW4oa3E=; b=H4BkilEbyPrwcZL/BMpztM+fKQKQUK4J+b2PSkYf+CG6czOeRScfBjhMKMutEi6O/MalkmOdK2kJDCzn6iV8Yru9EECX4KEayox3gCPABzZ6HA0FR0Xtr9vNgNR2U974C0bBamJfdq6A86M36G/v6uCHTaaX2/nUbIEUf0ycPcc4aB49SqzDCtkDQLrj1GkCYy3pwqnsns9m0lwhlCEXSkZ7KvH0f233dhnkBG5XxYAMN9YWsKXw/BtR2+vr9UmAAEjcb9AItjr45KheDtvmPWQSmiV0TQrtf5scn5u06KwW5nO4gT6VkJ0LUAD8DR2lFecEdiueFZGBYqooxhdgmQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=intel.com smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+6RdGLIc5gGkKXVgXueNVPgAJrV0DH9s7oAtFW4oa3E=; b=2wXvromWvvBzyx89F9FbhK1GZKFxxa0OI1z+j0zF1NMIRfLb18EvUCWZ0vbQ4BL/YsM9A3Gbaz74+rk6J4yJWp7Q6mJB2HkZhMiJ3GN3wrOBTnWj2OPBOfPQPTnPz0bzXC6vEux5alAnAhVZJTx1khZTgwWVesN3RLHxr3BJ7I4= Received: from CH0PR13CA0031.namprd13.prod.outlook.com (2603:10b6:610:b2::6) by LV3PR12MB9142.namprd12.prod.outlook.com (2603:10b6:408:198::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8632.34; Tue, 15 Apr 2025 14:55:19 +0000 Received: from CH2PEPF00000146.namprd02.prod.outlook.com (2603:10b6:610:b2:cafe::34) by CH0PR13CA0031.outlook.office365.com (2603:10b6:610:b2::6) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8655.15 via Frontend Transport; Tue, 15 Apr 2025 14:55:19 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by CH2PEPF00000146.mail.protection.outlook.com (10.167.244.103) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.8655.12 via Frontend Transport; Tue, 15 Apr 2025 14:55:19 +0000 Received: from [127.0.1.1] (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Tue, 15 Apr 2025 09:55:18 -0500 From: Yazen Ghannam <yazen.ghannam@amd.com> Date: Tue, 15 Apr 2025 14:55:12 +0000 Subject: [PATCH v3 17/17] x86/mce: Restore poll settings after storm subsides Precedence: bulk X-Mailing-List: linux-edac@vger.kernel.org List-Id: <linux-edac.vger.kernel.org> List-Subscribe: <mailto:linux-edac+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-edac+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-ID: <20250415-wip-mca-updates-v3-17-8ffd9eb4aa56@amd.com> References: <20250415-wip-mca-updates-v3-0-8ffd9eb4aa56@amd.com> In-Reply-To: <20250415-wip-mca-updates-v3-0-8ffd9eb4aa56@amd.com> To: <x86@kernel.org>, Tony Luck <tony.luck@intel.com> CC: <linux-kernel@vger.kernel.org>, <linux-edac@vger.kernel.org>, <Smita.KoralahalliChannabasappa@amd.com>, Qiuxu Zhuo <qiuxu.zhuo@intel.com> X-Mailer: b4 0.15-dev-9b767 X-ClientProxiedBy: SATLEXMB03.amd.com (10.181.40.144) To SATLEXMB04.amd.com (10.181.40.145) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH2PEPF00000146:EE_|LV3PR12MB9142:EE_ X-MS-Office365-Filtering-Correlation-Id: f42f6581-8ae0-4500-0c8d-08dd7c2d8a64 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|376014|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: =?utf-8?q?7z3nyqIFmKBqhxFZe50pXiZ5+iYMbZs?= =?utf-8?q?men30iT9FPuoaRECyOwL+ajVqfBYag5k1DUeaNkWMJOG9LBZDjKp/fmHmp3U0DiJK?= =?utf-8?q?P7zI3ljmYXgfmT44fJ/eRzlR9Apnr3dnEdcE7hOrrK8GnpUrsmmpomTgv9Ik73C/+?= =?utf-8?q?WeUwhQ4ODRTUAhmmJKxBsqEnrMmjb3nebW88MH1sEvFaS3lTdf+YuzcDy0MF/KZmI?= =?utf-8?q?EY8ddlt2rAuN1TZSg059zu771QtOoIDVz4irpi70Xf9CQsFZ0dtmgCSZ1GUSMbF1q?= =?utf-8?q?iy5OqKXAA/aDiRU/LJc3yaDdRH9y3fmUWMA/KnxiqmbPOHkAxAa2zAPChjhIba9ne?= =?utf-8?q?qijgi7MmqiXkOCqiOWi0wpTrMz/QORyMEXUuZVjQRbMWlBVonC2eP+Mx6qSC2gL7P?= =?utf-8?q?K+8ng79KJI1Js2F/0/orG7GCay8F4PD+Y8/ojDVv7Rmgupi6p/uLWJsgIc+5LB9l5?= =?utf-8?q?yUT92LPZAK1kg37yeHYMm22uRtmxGvJ8OT3PXoVVkQlUz0HvBx8taZngKTHDOW/J3?= =?utf-8?q?6jArA7d1GQ0zVW5zzREIf0dE2vdxEzzpC6zCX0oJQsb3k0fWKn5e3YS0ZCiJ456AZ?= =?utf-8?q?nwM2ynu+S7E/qKSNamWUBuBE8/1ML/s/Xi2qbagGHhhmzrlzo3/wSyLlegJaipO4H?= =?utf-8?q?/e1wbE43nqijIRds2Gfmbej97h/QjmT7jR/KiR1CL5FlxMyxZTKX6fU95ccpuRSoY?= =?utf-8?q?qIwDb/h/CrszuV8AXNU0h71iRsJl8yUMlrdN2hU+cA4ilVbpOxpGkloyjWSNvBECT?= =?utf-8?q?cA7PpJ+V44nPfrnd85BI9Qn66cs0K8u+nW06MIN18178CqNCsk/zesGEADyYGHcjO?= =?utf-8?q?P0YLtPe1/MaXMzFJjODQAOfYWanVUmnJ3yMVp+1UCplc10vCueBBsC+ngf6LMVCjg?= =?utf-8?q?FZGtEyCXNyQgTgzazMGYPefCP0GY3lYKtjJQM/Wtsld6muUtOu9SjB419PfUj1N5J?= =?utf-8?q?gpkMnQLmkmNYoLbV6yAd4UU9o+D7N2PtfOl8aGWP8hzSojAVDhorSNpWBE6COPvKf?= =?utf-8?q?savukIGtyUA0o2lMid2RGxmymNk8OroG/TVv4Br+XeKC6iyo/0dmbf/5r6fRkSFnm?= =?utf-8?q?6xFdeCOpjvdqUryjLisxFFqllGfHoQtEfOPLvU8uXDURu6SgAz4N8nPBnmF7XL9wt?= =?utf-8?q?nFBotvF8+uieffkQNzWjlzRZngOdIt8ym92gw63//G1ZBGivZEsUa94iL4UjXILlw?= =?utf-8?q?ScGL/f1texTOiVbaLxyXPAk2kEZBAL56qNf57y3V7pbA2bsz4bWVNiy9DaCYeC0GM?= =?utf-8?q?K9gMqzbNsYH0QD26CRuCn/l/LEpKpaahhFY1hCD+HlsnxO6dBuKZT0Hw2A+rPtW6b?= =?utf-8?q?OT9BoSpKs0JY+G5SA5wHDv88Wpq1btd11XO8NRFNNPuocRdcYfJrY3T//wlBJNFlg?= =?utf-8?q?7SBRTy6TmCWgm8BkEQW/YM4kroJrcNTcde/j5xcxvXDWKM7VkdIUH3ONZz1BLCBP1?= =?utf-8?q?U6qLH5ZGly?= X-Forefront-Antispam-Report: CIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:SATLEXMB04.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(376014)(36860700013)(82310400026);DIR:OUT;SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Apr 2025 14:55:19.3039 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f42f6581-8ae0-4500-0c8d-08dd7c2d8a64 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: CH2PEPF00000146.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV3PR12MB9142 |
Series |
AMD MCA interrupts rework
|
expand
|
diff --git a/arch/x86/kernel/cpu/mce/core.c b/arch/x86/kernel/cpu/mce/core.c index 0a2a97681266..131015f5eadc 100644 --- a/arch/x86/kernel/cpu/mce/core.c +++ b/arch/x86/kernel/cpu/mce/core.c @@ -1806,6 +1806,11 @@ static void mc_poll_banks_default(void) void (*mc_poll_banks)(void) = mc_poll_banks_default; +static bool should_enable_timer(unsigned long iv) +{ + return !mca_cfg.ignore_ce && iv; +} + static void mce_timer_fn(struct timer_list *t) { struct timer_list *cpu_t = this_cpu_ptr(&mce_timer); @@ -1829,7 +1834,7 @@ static void mce_timer_fn(struct timer_list *t) if (mce_get_storm_mode()) { __start_timer(t, HZ); - } else { + } else if (should_enable_timer(iv)) { __this_cpu_write(mce_next_interval, iv); __start_timer(t, iv); } @@ -2142,7 +2147,7 @@ static void mce_start_timer(struct timer_list *t) { unsigned long iv = check_interval * HZ; - if (mca_cfg.ignore_ce || !iv) + if (!should_enable_timer(iv)) return; this_cpu_write(mce_next_interval, iv);
Users can disable MCA polling by setting the "ignore_ce" parameter or by setting "check_interval=0". This tells the kernel to *not* start the MCE timer on a CPU. During a CMCI storm, the MCE timer will be started with a fixed interval. After the storm subsides, the timer's next interval is set to check_interval. This disregards the user's input through "ignore_ce" and "check_interval". Furthermore, if "check_interval=0", then the new timer will run faster than expected. Create a new helper to check these conditions and use it when a CMCI storm ends. Fixes: 7eae17c4add5 ("x86/mce: Add per-bank CMCI storm mitigation") Signed-off-by: Yazen Ghannam <yazen.ghannam@amd.com> Cc: stable@vger.kernel.org --- Notes: v2->v3: * New in v3. arch/x86/kernel/cpu/mce/core.c | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-)