From patchwork Tue Jun 14 22:49:20 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steve Longerbeam X-Patchwork-Id: 9177123 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 9A5F56021C for ; Tue, 14 Jun 2016 22:52:21 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 88AD02833E for ; Tue, 14 Jun 2016 22:52:21 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 7D6502833F; Tue, 14 Jun 2016 22:52:21 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_HI, T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 21B3D28307 for ; Tue, 14 Jun 2016 22:52:21 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932302AbcFNWwQ (ORCPT ); Tue, 14 Jun 2016 18:52:16 -0400 Received: from mail-pf0-f195.google.com ([209.85.192.195]:35641 "EHLO mail-pf0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752996AbcFNWvW (ORCPT ); Tue, 14 Jun 2016 18:51:22 -0400 Received: by mail-pf0-f195.google.com with SMTP id t190so302207pfb.2 for ; Tue, 14 Jun 2016 15:51:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=EIaVd3nL23FfBslFbpOcpK4EVlirL3X3rittsKmaaEc=; b=XZ9Bq6OGft1LNWRVigywZNhVB/q56XseVfS/DShgQY1VCslRWLn2mUMhvCfxYXsX6m OzTk0XWAtCZVcDPvn7QNiPtfNfd7HBL6PeJNep5LIzO1elaVKXvGgiYRdr4wzmlLB+/E fcfQBsHuO8rN3XNls7m/LO3/v9Eq0liJ+O3eh+grHLLE8YV2WpjxbMc7k1Y0tv45/mID FJMz7vMbtRrvcGaHDiFCZAa/nDB261V41wbMtWNwLz1rbtCS+NAqJjJ6ue+lO5mWLSki Bww2KksXcdt/6cVjKhcoPbzZEnZ2S0y7lBO8Mjzvw+PErt0pJ1iGbhO20DnR4x8KfjzF D5lw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=EIaVd3nL23FfBslFbpOcpK4EVlirL3X3rittsKmaaEc=; b=TvI7EsMTkS1EUZDuwIc09lQxRMA8IDbKdriPDYJEr7nX7Uw0G8mCvHhG7NVxG2EYx5 Uqvu1HnXcBs+IRCgpIOYGICvd+BSts0sVcpdKV6dyXAT66sTEtsUn8XXO6mznPmBzkTC v+NAebr09TvohRLtXQ76aPzRxt7Khw/jWv5vw+fbEtRXHI+d/hekoIWEJWZDZAKD+Uv1 zu45zclkaK2GGv+fj7KBUguNZE73Dbvz45mLwr17er3iyqR3rpwnPZAfF191yeWloWqq lC9ZKtguBql5zA8o19X6K4jkMs/0wtHuiSS9RTeE02VdE4QjR5+S0QcE1o2gdH70MdJ1 T+Ow== X-Gm-Message-State: ALyK8tJKxxSfCts1YM/G/7xof4CGF8aMTg6e4M77r1cXXF43pKMHL25FodatrRbvMt+lYg== X-Received: by 10.98.58.203 with SMTP id v72mr33682pfj.113.1465944681807; Tue, 14 Jun 2016 15:51:21 -0700 (PDT) Received: from mothership.sklembedded.com (c-73-241-2-21.hsd1.ca.comcast.net. [73.241.2.21]) by smtp.googlemail.com with ESMTPSA id v184sm47829999pfb.24.2016.06.14.15.51.21 (version=TLSv1/SSLv3 cipher=OTHER); Tue, 14 Jun 2016 15:51:21 -0700 (PDT) From: Steve Longerbeam X-Google-Original-From: Steve Longerbeam To: linux-media@vger.kernel.org Cc: Steve Longerbeam Subject: [PATCH 24/38] ARM: dts: imx6-sabreauto: add video capture ports and connections Date: Tue, 14 Jun 2016 15:49:20 -0700 Message-Id: <1465944574-15745-25-git-send-email-steve_longerbeam@mentor.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1465944574-15745-1-git-send-email-steve_longerbeam@mentor.com> References: <1465944574-15745-1-git-send-email-steve_longerbeam@mentor.com> Sender: linux-media-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-media@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Defines the host video capture device node and the ADV7180 decoder sensor. The host capture device connects to the ADV7180 via the parallel-bus mux input on the ipu1_csi0_mux. On the sabreauto, two analog video inputs are routed to the ADV7180, composite on Ain1, and composite on Ain3. Those inputs are defined via inputs and input-names under the endpoint node ipu1_csi0_from_ipu1_csi0_mux. The ADV7180 power pin is via max7310_b port expander. Signed-off-by: Steve Longerbeam --- arch/arm/boot/dts/imx6qdl-sabreauto.dtsi | 68 ++++++++++++++++++++++++++++++++ 1 file changed, 68 insertions(+) diff --git a/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi b/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi index 21af432..f962f51 100644 --- a/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi +++ b/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi @@ -153,10 +153,54 @@ pinctrl-0 = <&pinctrl_max7310>; reset-gpios = <&gpio1 15 1>; }; + + camera: adv7180@21 { + compatible = "adi,adv7180"; + reg = <0x21>; + pwdn-gpio = <&max7310_b 2 0>; + interrupt-parent = <&gpio1>; + interrupts = <27 0x8>; + + port { + adv7180_to_ipu1_csi0_mux: endpoint { + remote-endpoint = <&ipu1_csi0_mux_from_parallel_sensor>; + bus-width = <8>; + }; + }; + }; + }; + }; + + ipucap0: ipucap0 { + compatible = "fsl,imx-video-capture"; + #address-cells = <1>; + #size-cells = <0>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1_csi0>; + ports = <&ipu1_csi0>; + status = "okay"; + + fim { + enable = <1>; }; }; }; +&ipu1_csi0_from_ipu1_csi0_mux { + bus-width = <8>; +}; + +&ipu1_csi0_mux_from_parallel_sensor { + remote-endpoint = <&adv7180_to_ipu1_csi0_mux>; + inputs = <0x00 0x02>; + input-names = "ADV7180 Composite on Ain1", + "ADV7180 Composite on Ain3"; +}; + +&ipu1_csi0_mux { + status = "okay"; +}; + &clks { assigned-clocks = <&clks IMX6QDL_PLL4_BYPASS_SRC>, <&clks IMX6QDL_PLL4_BYPASS>, @@ -456,6 +500,30 @@ >; }; + pinctrl_ipu1_csi0: ipu1grp-csi0 { + fsl,pins = < + MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04 0x80000000 + MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05 0x80000000 + MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06 0x80000000 + MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07 0x80000000 + MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08 0x80000000 + MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09 0x80000000 + MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10 0x80000000 + MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11 0x80000000 + MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x80000000 + MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x80000000 + MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x80000000 + MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x80000000 + MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x80000000 + MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x80000000 + MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x80000000 + MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x80000000 + MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000 + MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x80000000 + MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x80000000 + >; + }; + pinctrl_pwm3: pwm1grp { fsl,pins = < MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1